Dynamic selection of output delay in a memory control device

In an example, a memory control device (104) includes an output circuit (310), an output delay unit (312), and a write-levelization controller (302). The output circuit is coupled to provide an output signal comprising a data signal or data strobe signal for a synchronous dynamic random access memor...

Ausführliche Beschreibung

Bibliographische Detailangaben

Hauptverfasser:	CHOKSEY DHRUV, MAGEE TERENCE J
Format:	Patent
Sprache:	chi ; eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING INFORMATION STORAGE PHYSICS STATIC STORES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!