Hybrid energy storage device

The invention discloses a hybrid energy storage device, which comprises a pulse width modulation circuit, a dead zone delay driving circuit, a power switch circuit, a sampling comparison circuit, a super capacitor circuit and a lead-acid cell, wherein the positive electrode of the lead-acid cell is...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	HU HAIGANG, HU MIN, CHENG PENG, FENG ZHIMIN, WANG LONGFEI, WEI CHAO, ZHANG GANG, CAI YONGSHENG, SUN JIECHAO, LIU XIAOFENG
Format:	Patent
Sprache:	chi ; eng
Schlagworte:	CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTINGELECTRIC POWER CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ELECTRICITY GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS GENERATION REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGYGENERATION, TRANSMISSION OR DISTRIBUTION SYSTEMS FOR STORING ELECTRIC ENERGY TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINSTCLIMATE CHANGE
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	The invention discloses a hybrid energy storage device, which comprises a pulse width modulation circuit, a dead zone delay driving circuit, a power switch circuit, a sampling comparison circuit, a super capacitor circuit and a lead-acid cell, wherein the positive electrode of the lead-acid cell is connected to a power end of the power switch circuit; the negative electrode of the lead-acid cell is connected to the ground; an output end of the sampling comparison circuit is connected to an input end of the pulse width modulation circuit; an output end of the pulse width modulation circuit is connected to an input end of the dead zone delay driving circuit; a first output end of the dead zone delay driving circuit is connected to a first input end of the power switch circuit; a second output end of the dead zone delay driving circuit is connected to a second input end of the power switch circuit; and the power switch circuit is respectively connected to the super capacitor circuit and the sampling comparison c