Set associative second-level memory management device
A set associative second-level memory management device comprises a first-level bypass conversion buffering unit, a second-level bypass conversion buffering unit, a page mapping missing processing unit and a refilling control unit. The first-level bypass conversion buffering unit comprises page mapp...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A set associative second-level memory management device comprises a first-level bypass conversion buffering unit, a second-level bypass conversion buffering unit, a page mapping missing processing unit and a refilling control unit. The first-level bypass conversion buffering unit comprises page mapping relations of M table items, and adopts a full associative structure. The second-level bypass conversion buffering unit comprises page mapping relations of N table items, wherein N>M, and the second-level bypass conversion buffering unit adopts a multi-path set associative structure. The page mapping missing processing unit is used for receiving hitting information of the second-level bypass conversion buffering unit and outputting a page mapping missing request. The refilling control unit is used for receiving the page mapping missing request of the page mapping missing processing unit and adopts the mode of software processing or hardware processing to refill the first-level bypass conversion buffering unit and the second-level bypass conversion buffering unit with missing page mapping relation table items. The first-level bypass conversion buffering unit comprises P bypass conversion buffering devices. The second-level bypass conversion buffering unit comprises Q bypass conversion buffering devices. While the expenditure of hardware is reduced, high performance is guaranteed. |
---|