Amplitude increasing and width reducing circuit unit and pulse signal generating circuit and generator comprising amplitude increasing and width reducing circuit unit

The invention provides an amplitude increasing and width reducing circuit unit and a pulse signal generating circuit and generator comprising the amplitude increasing and width reducing circuit unit. According to the amplitude increasing and width reducing circuit unit, two avalanche transistors whi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: FANG GUANGYOU, ZHANG QUNYING, LIU LIHUA, XIA XINFAN, GUAN HONGFEI
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!