Memory device having integral instruction buffer

A dynamic random access memory integrated circuit (30) includes an interface to a serial interconnect (26), where the interface is configured to receive a plurality of memory access instructions over the serial interconnect (26), and a buffer (32) configured to store the plurality of memory access instructions prior to execution of the buffered memory access instructions by the dynamic random access memory integrated circuit. The memory access instructions are received over at least one serial link that forms the serial interconnect, and the at least one serial link may be a shared bi-directional serial link or a uni-directional serial link.