Stacked type chip package structure

Stacked type chip package structure

The invention provides a chip package structure and a stacked type chip package structure. The stacked type chip package structure employs a substrate having a pseudo-cavity or a keep-out zone at oneside or both sides thereof. Through the pattern arrangement of the wiring layer and the solder mask l...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: FACTOR BRADFORD J, APPELT BERND KARL
Format: Patent
Sprache:chi ; eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator FACTOR BRADFORD J
APPELT BERND KARL
description The invention provides a chip package structure and a stacked type chip package structure. The stacked type chip package structure employs a substrate having a pseudo-cavity or a keep-out zone at oneside or both sides thereof. Through the pattern arrangement of the wiring layer and the solder mask layer, the thickness of the entire stacked type chip package structure is effectively reduced as lower wire loops and a thinner mold-cap can be achieved by mounting the chip within the depressed keep-out zone. In particular, the double-sided chip package structures are suitable for package on package structures adopted by mobile applications.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN101661929A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN101661929A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN101661929A3</originalsourceid><addsrcrecordid>eNrjZFAOLklMzk5NUSipLEhVSM7ILFAoAAokpqcqFJcUlSaXlBal8jCwpiXmFKfyQmluBkU31xBnD93Ugvz41GKg-tS81JJ4Zz9DA0MzM0NLI0tHY2LUAADeiyZy</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Stacked type chip package structure</title><source>esp@cenet</source><creator>FACTOR BRADFORD J ; APPELT BERND KARL</creator><creatorcontrib>FACTOR BRADFORD J ; APPELT BERND KARL</creatorcontrib><description>The invention provides a chip package structure and a stacked type chip package structure. The stacked type chip package structure employs a substrate having a pseudo-cavity or a keep-out zone at oneside or both sides thereof. Through the pattern arrangement of the wiring layer and the solder mask layer, the thickness of the entire stacked type chip package structure is effectively reduced as lower wire loops and a thinner mold-cap can be achieved by mounting the chip within the depressed keep-out zone. In particular, the double-sided chip package structures are suitable for package on package structures adopted by mobile applications.</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100303&amp;DB=EPODOC&amp;CC=CN&amp;NR=101661929A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100303&amp;DB=EPODOC&amp;CC=CN&amp;NR=101661929A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FACTOR BRADFORD J</creatorcontrib><creatorcontrib>APPELT BERND KARL</creatorcontrib><title>Stacked type chip package structure</title><description>The invention provides a chip package structure and a stacked type chip package structure. The stacked type chip package structure employs a substrate having a pseudo-cavity or a keep-out zone at oneside or both sides thereof. Through the pattern arrangement of the wiring layer and the solder mask layer, the thickness of the entire stacked type chip package structure is effectively reduced as lower wire loops and a thinner mold-cap can be achieved by mounting the chip within the depressed keep-out zone. In particular, the double-sided chip package structures are suitable for package on package structures adopted by mobile applications.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAOLklMzk5NUSipLEhVSM7ILFAoAAokpqcqFJcUlSaXlBal8jCwpiXmFKfyQmluBkU31xBnD93Ugvz41GKg-tS81JJ4Zz9DA0MzM0NLI0tHY2LUAADeiyZy</recordid><startdate>20100303</startdate><enddate>20100303</enddate><creator>FACTOR BRADFORD J</creator><creator>APPELT BERND KARL</creator><scope>EVB</scope></search><sort><creationdate>20100303</creationdate><title>Stacked type chip package structure</title><author>FACTOR BRADFORD J ; APPELT BERND KARL</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN101661929A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2010</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>FACTOR BRADFORD J</creatorcontrib><creatorcontrib>APPELT BERND KARL</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FACTOR BRADFORD J</au><au>APPELT BERND KARL</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Stacked type chip package structure</title><date>2010-03-03</date><risdate>2010</risdate><abstract>The invention provides a chip package structure and a stacked type chip package structure. The stacked type chip package structure employs a substrate having a pseudo-cavity or a keep-out zone at oneside or both sides thereof. Through the pattern arrangement of the wiring layer and the solder mask layer, the thickness of the entire stacked type chip package structure is effectively reduced as lower wire loops and a thinner mold-cap can be achieved by mounting the chip within the depressed keep-out zone. In particular, the double-sided chip package structures are suitable for package on package structures adopted by mobile applications.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN101661929A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Stacked type chip package structure
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T21%3A22%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FACTOR%20BRADFORD%20J&rft.date=2010-03-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN101661929A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true