Multiple reference clock synthesizer for frequency division of source clock and the method

A clock synthesizer (100) for dividing a source clock by N.R including a logic circuit, a delay line (103), a select circuit, an accumulator (113), and a clock divider circuit. The logic circuit divides N.R by 2M to get NNEW.RNEW in which NNEW is zero and RNEW is at least 0.5. The delay line receive...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: FLYNN CINDA L
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator FLYNN CINDA L
description A clock synthesizer (100) for dividing a source clock by N.R including a logic circuit, a delay line (103), a select circuit, an accumulator (113), and a clock divider circuit. The logic circuit divides N.R by 2M to get NNEW.RNEW in which NNEW is zero and RNEW is at least 0.5. The delay line receives a first clock and has multiple delay taps (0, 1, 2), where the first clock is based on the sourceclock. The select circuit selects the delay taps based on a tap select value and provides a delayed clock. The accumulator adds RNEW for each cycle of the delayed clock and performs a modulo functionon a sum value to generate the tap select value. The clock divider circuit transitions an output clock based on selected transitions of the delayed clock, which is achieved by dividing the first clock or the delayed clock by 2M-1.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN101167242BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN101167242BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN101167242BB3</originalsourceid><addsrcrecordid>eNqNiz0LwjAURbM4iPofHu6CqaJ7i-Kik5NLKckNDca8mA-h_no7iLPD4Q7nnqm4nYvLNjhQhEGEVyDlWN0pDT73SPaNSIZHIp5l9ANp-7LJsic2lLjEX9J5TWNDD-Se9VxMTOcSFt-dieXxcG1OKwRukUKn4JHb5iLXUu721baq681fpw_pCDvt</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Multiple reference clock synthesizer for frequency division of source clock and the method</title><source>esp@cenet</source><creator>FLYNN CINDA L</creator><creatorcontrib>FLYNN CINDA L</creatorcontrib><description>A clock synthesizer (100) for dividing a source clock by N.R including a logic circuit, a delay line (103), a select circuit, an accumulator (113), and a clock divider circuit. The logic circuit divides N.R by 2M to get NNEW.RNEW in which NNEW is zero and RNEW is at least 0.5. The delay line receives a first clock and has multiple delay taps (0, 1, 2), where the first clock is based on the sourceclock. The select circuit selects the delay taps based on a tap select value and provides a delayed clock. The accumulator adds RNEW for each cycle of the delayed clock and performs a modulo functionon a sum value to generate the tap select value. The clock divider circuit transitions an output clock based on selected transitions of the delayed clock, which is achieved by dividing the first clock or the delayed clock by 2M-1.</description><language>chi ; eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; GENERATION OF NOISE BY SUCH CIRCUITS ; GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING,BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN ANON-SWITCHING MANNER</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100804&amp;DB=EPODOC&amp;CC=CN&amp;NR=101167242B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20100804&amp;DB=EPODOC&amp;CC=CN&amp;NR=101167242B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FLYNN CINDA L</creatorcontrib><title>Multiple reference clock synthesizer for frequency division of source clock and the method</title><description>A clock synthesizer (100) for dividing a source clock by N.R including a logic circuit, a delay line (103), a select circuit, an accumulator (113), and a clock divider circuit. The logic circuit divides N.R by 2M to get NNEW.RNEW in which NNEW is zero and RNEW is at least 0.5. The delay line receives a first clock and has multiple delay taps (0, 1, 2), where the first clock is based on the sourceclock. The select circuit selects the delay taps based on a tap select value and provides a delayed clock. The accumulator adds RNEW for each cycle of the delayed clock and performs a modulo functionon a sum value to generate the tap select value. The clock divider circuit transitions an output clock based on selected transitions of the delayed clock, which is achieved by dividing the first clock or the delayed clock by 2M-1.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>GENERATION OF NOISE BY SUCH CIRCUITS</subject><subject>GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING,BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN ANON-SWITCHING MANNER</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNiz0LwjAURbM4iPofHu6CqaJ7i-Kik5NLKckNDca8mA-h_no7iLPD4Q7nnqm4nYvLNjhQhEGEVyDlWN0pDT73SPaNSIZHIp5l9ANp-7LJsic2lLjEX9J5TWNDD-Se9VxMTOcSFt-dieXxcG1OKwRukUKn4JHb5iLXUu721baq681fpw_pCDvt</recordid><startdate>20100804</startdate><enddate>20100804</enddate><creator>FLYNN CINDA L</creator><scope>EVB</scope></search><sort><creationdate>20100804</creationdate><title>Multiple reference clock synthesizer for frequency division of source clock and the method</title><author>FLYNN CINDA L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN101167242BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2010</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>GENERATION OF NOISE BY SUCH CIRCUITS</topic><topic>GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING,BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN ANON-SWITCHING MANNER</topic><toplevel>online_resources</toplevel><creatorcontrib>FLYNN CINDA L</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FLYNN CINDA L</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Multiple reference clock synthesizer for frequency division of source clock and the method</title><date>2010-08-04</date><risdate>2010</risdate><abstract>A clock synthesizer (100) for dividing a source clock by N.R including a logic circuit, a delay line (103), a select circuit, an accumulator (113), and a clock divider circuit. The logic circuit divides N.R by 2M to get NNEW.RNEW in which NNEW is zero and RNEW is at least 0.5. The delay line receives a first clock and has multiple delay taps (0, 1, 2), where the first clock is based on the sourceclock. The select circuit selects the delay taps based on a tap select value and provides a delayed clock. The accumulator adds RNEW for each cycle of the delayed clock and performs a modulo functionon a sum value to generate the tap select value. The clock divider circuit transitions an output clock based on selected transitions of the delayed clock, which is achieved by dividing the first clock or the delayed clock by 2M-1.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN101167242BB
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
GENERATION OF NOISE BY SUCH CIRCUITS
GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING,BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN ANON-SWITCHING MANNER
title Multiple reference clock synthesizer for frequency division of source clock and the method
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-13T12%3A32%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FLYNN%20CINDA%20L&rft.date=2010-08-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN101167242BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true