Switch element array panel and liquid crystal display

A thin film transistor array panel is disclosed. The thin film transistor array panel includes a gate line formed on a substrate, a gate insulating layer formed on the gate line, a semiconductor layer formed on the gate insulating layer, a data line and a drain electrode formed on the semiconductor...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	HAN EUN-HEE,KIM HEE-SEOP,LEE JUN-YOUNG,LEE JUN-WOO,KANG SUNG-WOOK
Format:	Patent
Sprache:	eng
Schlagworte:	ADVERTISING ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION CRYPTOGRAPHY DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH ISMODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THEDEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY,COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g.SWITCHING, GATING, MODULATING OR DEMODULATING DISPLAY EDUCATION FREQUENCY-CHANGING NON-LINEAR OPTICS OPTICAL ANALOGUE/DIGITAL CONVERTERS OPTICAL LOGIC ELEMENTS OPTICS PHYSICS SEALS TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	A thin film transistor array panel is disclosed. The thin film transistor array panel includes a gate line formed on a substrate, a gate insulating layer formed on the gate line, a semiconductor layer formed on the gate insulating layer, a data line and a drain electrode formed on the semiconductor layer, a passivation layer formed on the data line and the drain electrode and including a contact hole, and a pixel electrode formed on the passivation layer and connected to the drain electrode through the contact hole. The data line intersects the pixel electrode, and the pixel electrode includes an opening corresponding to a portion of the data line. The opening has a horizontal width that is wider or narrower than the horizontal width of the data line. Thereby, parasitic capacitance that occurs between the data line and the pixel electrode is reduced to improve image quality.