ENSEMBLE ALIMENTE PAR UNE SOURCE DE TENSION CONTINUE ET COMPRENANT UN REDUCTEUR DE TENSION ET UN CIRCUIT INTEGRE A TRANSISTORS MOS COMPLEMENTAIRES

The voltage reducer of the assembly comprises two operational amplifiers (A1, A2), mounted as voltage followers and controlled on their non-inverting inputs by reference voltage sources (UR1, UR2) connected respectively to the terminal (E) and to the terminal (F) of the power supply source deliverin...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: CLAUDE-ERIC JAQUET
Format: Patent
Sprache:fre
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The voltage reducer of the assembly comprises two operational amplifiers (A1, A2), mounted as voltage followers and controlled on their non-inverting inputs by reference voltage sources (UR1, UR2) connected respectively to the terminal (E) and to the terminal (F) of the power supply source delivering a voltage (UB). The output voltage (Ur) of the reducer, measured between the output terminals (E', F') of the operational amplifiers is reduced with respect to the voltage from the battery (UB). It makes it possible to supply an external circuit (3) at reduced voltage, which reduces the dynamic consumption of this circuit. The reducer moreover applies a bias voltage (VSB1, VSB2) between source and substrate of the complementary-type MOS transistors. This bias greatly reduces the channel currents of the turned-off transistors and thus contributes to a reduction in the standing current in the circuits. The reducer does not have recourse to a voltage multiplier for producing this biasing.