METHOD OF CONSTRAINING NON-UNIFORM FPGA LAYOUTS USING A UNIFORM COORDINATE SYSTEM

A method of designating circuit element positions using uniform coordinate systems that can be applied to non-uniform logic arrays. A "site map" is constructed comprising a uniform array of "sites". A uniform coordinate syst em is applied to the site map. The various logic blocks, which may be of different types and sizes, are mapped to the site array. The result is the imposition of a uniform coordinate system on a non-uniform logic array, usin g the intervening abstraction of a site array. Because the site array is uniform, a relative location constraint applied to a site within the site array retains its validity regardless of the location of the site within the site array, even when the relative location constraints are normalized.