FAIL-FAST, FAIL-FUNCTIONAL, FAULT-TOLERANT MULTIPROCESSOR SYSTEM

FAIL-FAST, FAIL-FUNCTIONAL, FAULT-TOLERANT MULTIPROCESSOR SYSTEM

A multiprocessor system includes a number of subprocessor systems, each substantially identically constructed, and each comprising a central processing unit (CPU), and at least one I/O device, interconnected by routing apparatus that also interconnects the sub-processor systems. A CPU of any one of...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HORST, ROBERT W, JONES, CURTIS WILLARD JR, BAKER, WILLIAM EDWARD, DREXLER, BARRY LEE, GARCIA, DAVID J, ISWANDHI, GEOFFREY I, BROWN, JOHN MICHAEL, MEYERS, STEVEN C, BRUCKERT, WILLIAM F, CUTTS, RICHARD W., JR, CAMPBELL, GARY F, WHITESIDE, PATRICIA L, ELROD, HARRY FRANK, KRAUSE, JOHN C, MEREDITH, SUSAN STONE, WATSON, WILLIAM JOEL, JEWETT, DOUGLAS EUGENE, CODDINGTON, JOHN DEANE, SONNIER, DAVID P, BUNTON, WILLIAM PATTERSON, FOWLER, DANIEL L, WILLIAMS, FRANK A, ZALZALA, LINDA ELLEN, LOW, STEPHEN G, KLECKA, JAMES STEVENS, BANTON, RANDALL G, HINTIKKA, PAUL N
Format: Patent
Sprache:eng ; fre
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A multiprocessor system includes a number of subprocessor systems, each substantially identically constructed, and each comprising a central processing unit (CPU), and at least one I/O device, interconnected by routing apparatus that also interconnects the sub-processor systems. A CPU of any one of the sub-processor systems may communicate, through the routing elements, with any I/O device of the system, or with any CPU of the system. Communications between I/O devices and CPUs is by packetized messages. Interrupts from I/O devices are communicated from the I/O devices to the CPUs (or from one CPU to another CPU) as message packets. CPUs and I/O devices may write to, or read from, memory of a CPU of the system. Memory protection is provided by an access validation method maintained by each CPU in which CPUs and/or I/O devices are provided with a validation to read/write memory of that CPU, without which memory access is denied.