SEMICONDUCTOR DEVICE FABRICATION INCLUDING A NON- DESTRUCTIVE METHOD FOR EXAMINING LITHOGRAPHICALLY DEFINED FEATURES

SEMICONDUCTOR DEVICE FABRICATION INCLUDING A NON- DESTRUCTIVE METHOD FOR EXAMINING LITHOGRAPHICALLY DEFINED FEATURES

: The present invention relates to a method of semiconductor integrated circuit fabrication. The method comprises the steps of coating a substrate surface of at least one wafer of a lot having a plurality of wafers with a positive resist; exposing selectively the resist to radiation at least two tim...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CUTHBERT, JOHN D, YANG, TUNGSHENG, SCHROPE, DENNIS E
Format: Patent
Sprache:eng ; fre
Schlagworte:
APPARATUS SPECIALLY ADAPTED THEREFOR
BASIC ELECTRIC ELEMENTS
CINEMATOGRAPHY
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
ELECTROGRAPHY
HOLOGRAPHY
INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIRCHEMICAL OR PHYSICAL PROPERTIES
MATERIALS THEREFOR
MEASURING
ORIGINALS THEREFOR
PHOTOGRAPHY
PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES,e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTORDEVICES
PHYSICS
SEMICONDUCTOR DEVICES
TESTING
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:: The present invention relates to a method of semiconductor integrated circuit fabrication. The method comprises the steps of coating a substrate surface of at least one wafer of a lot having a plurality of wafers with a positive resist; exposing selectively the resist to radiation at least two times, one of the times defining integrated circuit features and one of the times defining edge type features, at least one of the edge type features overlapping at least one of the integrated circuit features. The method further comprises developing the resist and examining at least one region where the integrated circuit features and edge type features overlap to produce a photocleave at the integrated circuit features and continuing device fabrication of the wafers of the lot if information derived from the photocleave is adequate.