BIESTAVEL TIPO-D DESENHADO EM LOGICA DE INJECAO INTEGRADA

BIESTAVEL TIPO-D DESENHADO EM LOGICA DE INJECAO INTEGRADA

The I2L D-flip flop has the surface of its semiconductor material reduced by connecting the set input (S) as well as the reset input (R) over an inverter (V1, V2) to the clock input. The set input and the third input (3) of the second gate (G2) in the second memory cell (II) are electrically connect...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: BLOSSFELD L
Format: Patent
Sprache:por
Schlagworte:
BASIC ELECTRIC ELEMENTS
BASIC ELECTRONIC CIRCUITRY
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
PULSE TECHNIQUE
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The I2L D-flip flop has the surface of its semiconductor material reduced by connecting the set input (S) as well as the reset input (R) over an inverter (V1, V2) to the clock input. The set input and the third input (3) of the second gate (G2) in the second memory cell (II) are electrically connected, as are teh reset input and the third input of the first gate (G1) in the second memory cell. There is no electrical connection between the set input and/or reset input and the inputs of the gates (G5, G6) in the first memory cell (I).