Optimal DSP based integer motion estimation implementation for H.264 / AVC baseline encoder
The coding gain of the H.264 / AVC video encoder mainly comes from the new incorporated prediction tools. However, their enormous computation and ultrahigh memory bandwidth are the penalties. In this paper we present an approach supporting efficient data reuse process to avoid unnecessary memory acc...
Gespeichert in:
Veröffentlicht in: | International arab journal of information technology 2010, Vol.7 (1), p.96-104 |
---|---|
Hauptverfasser: | , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | The coding gain of the H.264 / AVC video encoder mainly comes from the new incorporated prediction tools. However, their enormous computation and ultrahigh memory bandwidth are the penalties. In this paper we present an approach supporting efficient data reuse process to avoid unnecessary memory accesses and redundant motion estimation computations combined with a novel fast algorithm. A merging procedure joining search origin, search pattern and new variable block size motion estimation for H.264 / AVC is detailed in this paper. Those approaches yield good tradeoffs between motion estimation distortion and number of computations since they invest and exploit the centre-biased characteristics of the real world video sequences : a reliable predictor determines the search origin, localizing the search process. An efficient search pattern exploits structural constraints within the motion field. A new fast block size selection DSP-based algorithm allows simultaneous fidelity of the video quality and the reduction of the computational cost. Extensive experimental work has been done, results of which show that our approach gives a speed up of 1.14 times over that of the recent fast algorithms and 10 times over the spiral search algorithm on average, with a negligible degradation, in peak signal-to-noise ratio. In addition interesting memory bandwidth is further saved with the proposed data reuse techniques at architecture level. |
---|---|
ISSN: | 1683-3198 1683-3198 |