Analysis of Dynamic Linear and Non-Linear Memristor Device Models for Emerging Neuromorphic Computing Hardware Design
The value memristor devices offer to the neuromorphic computing hardware design community rests of the ability to provide effective device models that can enable large scale integrated computing architecture application simulations. Therefore, it is imperative to develop practical, functional device...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Report |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | McDonald, Nathan R Pino, Robinson E Rozwood, Peter J Wysocki, Bryant T |
| description | The value memristor devices offer to the neuromorphic computing hardware design community rests of the ability to provide effective device models that can enable large scale integrated computing architecture application simulations. Therefore, it is imperative to develop practical, functional device models of minimum mathematical complexity for fast, reliable, and accurate computing architecture technology design and simulation. To this end, various device models have been proposed in the literature seeking to characterize the physical electronic and time domain behavioral properties of memristor devices. In this work, we analyze some promising and practical non-quasi-static linear and non-linear memristor device models for neuromorphic circuit design and computing architecture simulation.
Presented at the 2010 International Joint Conference on Neural Networks (IJCNN) held 18-23 July 2010 in Barcelona, Spain. The original document contains color images. |
| format | Report |
| fullrecord | <record><control><sourceid>dtic_1RU</sourceid><recordid>TN_cdi_dtic_stinet_ADA549425</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>ADA549425</sourcerecordid><originalsourceid>FETCH-dtic_stinet_ADA5494253</originalsourceid><addsrcrecordid>eNqFjLEOgkAQRGksjPoHFvsDNAqFJeEwFEJlTy7cgptwt2Tv0PD3ngm91WTe5M0-WQqnp9WTBx5ArU5b6uFBDrWAdgZadulWG7RCPrCAwjf1CA0bnDwMkVQWZSQ3QouLsGWZX_GnZDsv4YdrLeajBaPqaXTHZDfoyeNpy0NyvlfPsk5NoL7zUcHQFarIs1t2ya9_5i-a30GV</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>report</recordtype></control><display><type>report</type><title>Analysis of Dynamic Linear and Non-Linear Memristor Device Models for Emerging Neuromorphic Computing Hardware Design</title><source>DTIC Technical Reports</source><creator>McDonald, Nathan R ; Pino, Robinson E ; Rozwood, Peter J ; Wysocki, Bryant T</creator><creatorcontrib>McDonald, Nathan R ; Pino, Robinson E ; Rozwood, Peter J ; Wysocki, Bryant T ; AIR FORCE RESEARCH LAB ROME NY INFORMATION DIRECTORATE</creatorcontrib><description>The value memristor devices offer to the neuromorphic computing hardware design community rests of the ability to provide effective device models that can enable large scale integrated computing architecture application simulations. Therefore, it is imperative to develop practical, functional device models of minimum mathematical complexity for fast, reliable, and accurate computing architecture technology design and simulation. To this end, various device models have been proposed in the literature seeking to characterize the physical electronic and time domain behavioral properties of memristor devices. In this work, we analyze some promising and practical non-quasi-static linear and non-linear memristor device models for neuromorphic circuit design and computing architecture simulation.
Presented at the 2010 International Joint Conference on Neural Networks (IJCNN) held 18-23 July 2010 in Barcelona, Spain. The original document contains color images.</description><language>eng</language><subject>COGNITIVE ; COMPUTATIONAL INTELLIGENCE ; Computer Hardware ; COMPUTER SCIENCE ; COMPUTING ; Electrical and Electronic Equipment ; ELECTRICAL EQUIPMENT ; EMERGING TECHNOLOGY ; MEMORY ; MEMRISTOR DEVICES ; NEUROMORPHIC ; NEUROMORPHIC COMPUTING HARDWARE ; PROCESSING EQUIPMENT ; SYMPOSIA ; WUAFRLNEURPROJ</subject><creationdate>2011</creationdate><rights>Approved for public release; distribution is unlimited.</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>230,780,885,27567,27568</link.rule.ids><linktorsrc>$$Uhttps://apps.dtic.mil/sti/citations/ADA549425$$EView_record_in_DTIC$$FView_record_in_$$GDTIC$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>McDonald, Nathan R</creatorcontrib><creatorcontrib>Pino, Robinson E</creatorcontrib><creatorcontrib>Rozwood, Peter J</creatorcontrib><creatorcontrib>Wysocki, Bryant T</creatorcontrib><creatorcontrib>AIR FORCE RESEARCH LAB ROME NY INFORMATION DIRECTORATE</creatorcontrib><title>Analysis of Dynamic Linear and Non-Linear Memristor Device Models for Emerging Neuromorphic Computing Hardware Design</title><description>The value memristor devices offer to the neuromorphic computing hardware design community rests of the ability to provide effective device models that can enable large scale integrated computing architecture application simulations. Therefore, it is imperative to develop practical, functional device models of minimum mathematical complexity for fast, reliable, and accurate computing architecture technology design and simulation. To this end, various device models have been proposed in the literature seeking to characterize the physical electronic and time domain behavioral properties of memristor devices. In this work, we analyze some promising and practical non-quasi-static linear and non-linear memristor device models for neuromorphic circuit design and computing architecture simulation.
Presented at the 2010 International Joint Conference on Neural Networks (IJCNN) held 18-23 July 2010 in Barcelona, Spain. The original document contains color images.</description><subject>COGNITIVE</subject><subject>COMPUTATIONAL INTELLIGENCE</subject><subject>Computer Hardware</subject><subject>COMPUTER SCIENCE</subject><subject>COMPUTING</subject><subject>Electrical and Electronic Equipment</subject><subject>ELECTRICAL EQUIPMENT</subject><subject>EMERGING TECHNOLOGY</subject><subject>MEMORY</subject><subject>MEMRISTOR DEVICES</subject><subject>NEUROMORPHIC</subject><subject>NEUROMORPHIC COMPUTING HARDWARE</subject><subject>PROCESSING EQUIPMENT</subject><subject>SYMPOSIA</subject><subject>WUAFRLNEURPROJ</subject><fulltext>true</fulltext><rsrctype>report</rsrctype><creationdate>2011</creationdate><recordtype>report</recordtype><sourceid>1RU</sourceid><recordid>eNqFjLEOgkAQRGksjPoHFvsDNAqFJeEwFEJlTy7cgptwt2Tv0PD3ngm91WTe5M0-WQqnp9WTBx5ArU5b6uFBDrWAdgZadulWG7RCPrCAwjf1CA0bnDwMkVQWZSQ3QouLsGWZX_GnZDsv4YdrLeajBaPqaXTHZDfoyeNpy0NyvlfPsk5NoL7zUcHQFarIs1t2ya9_5i-a30GV</recordid><startdate>201108</startdate><enddate>201108</enddate><creator>McDonald, Nathan R</creator><creator>Pino, Robinson E</creator><creator>Rozwood, Peter J</creator><creator>Wysocki, Bryant T</creator><scope>1RU</scope><scope>BHM</scope></search><sort><creationdate>201108</creationdate><title>Analysis of Dynamic Linear and Non-Linear Memristor Device Models for Emerging Neuromorphic Computing Hardware Design</title><author>McDonald, Nathan R ; Pino, Robinson E ; Rozwood, Peter J ; Wysocki, Bryant T</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-dtic_stinet_ADA5494253</frbrgroupid><rsrctype>reports</rsrctype><prefilter>reports</prefilter><language>eng</language><creationdate>2011</creationdate><topic>COGNITIVE</topic><topic>COMPUTATIONAL INTELLIGENCE</topic><topic>Computer Hardware</topic><topic>COMPUTER SCIENCE</topic><topic>COMPUTING</topic><topic>Electrical and Electronic Equipment</topic><topic>ELECTRICAL EQUIPMENT</topic><topic>EMERGING TECHNOLOGY</topic><topic>MEMORY</topic><topic>MEMRISTOR DEVICES</topic><topic>NEUROMORPHIC</topic><topic>NEUROMORPHIC COMPUTING HARDWARE</topic><topic>PROCESSING EQUIPMENT</topic><topic>SYMPOSIA</topic><topic>WUAFRLNEURPROJ</topic><toplevel>online_resources</toplevel><creatorcontrib>McDonald, Nathan R</creatorcontrib><creatorcontrib>Pino, Robinson E</creatorcontrib><creatorcontrib>Rozwood, Peter J</creatorcontrib><creatorcontrib>Wysocki, Bryant T</creatorcontrib><creatorcontrib>AIR FORCE RESEARCH LAB ROME NY INFORMATION DIRECTORATE</creatorcontrib><collection>DTIC Technical Reports</collection><collection>DTIC STINET</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>McDonald, Nathan R</au><au>Pino, Robinson E</au><au>Rozwood, Peter J</au><au>Wysocki, Bryant T</au><aucorp>AIR FORCE RESEARCH LAB ROME NY INFORMATION DIRECTORATE</aucorp><format>book</format><genre>unknown</genre><ristype>RPRT</ristype><btitle>Analysis of Dynamic Linear and Non-Linear Memristor Device Models for Emerging Neuromorphic Computing Hardware Design</btitle><date>2011-08</date><risdate>2011</risdate><abstract>The value memristor devices offer to the neuromorphic computing hardware design community rests of the ability to provide effective device models that can enable large scale integrated computing architecture application simulations. Therefore, it is imperative to develop practical, functional device models of minimum mathematical complexity for fast, reliable, and accurate computing architecture technology design and simulation. To this end, various device models have been proposed in the literature seeking to characterize the physical electronic and time domain behavioral properties of memristor devices. In this work, we analyze some promising and practical non-quasi-static linear and non-linear memristor device models for neuromorphic circuit design and computing architecture simulation.
Presented at the 2010 International Joint Conference on Neural Networks (IJCNN) held 18-23 July 2010 in Barcelona, Spain. The original document contains color images.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_dtic_stinet_ADA549425 |
| source | DTIC Technical Reports |
| subjects | COGNITIVE COMPUTATIONAL INTELLIGENCE Computer Hardware COMPUTER SCIENCE COMPUTING Electrical and Electronic Equipment ELECTRICAL EQUIPMENT EMERGING TECHNOLOGY MEMORY MEMRISTOR DEVICES NEUROMORPHIC NEUROMORPHIC COMPUTING HARDWARE PROCESSING EQUIPMENT SYMPOSIA WUAFRLNEURPROJ |
| title | Analysis of Dynamic Linear and Non-Linear Memristor Device Models for Emerging Neuromorphic Computing Hardware Design |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-19T17%3A14%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-dtic_1RU&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=unknown&rft.btitle=Analysis%20of%20Dynamic%20Linear%20and%20Non-Linear%20Memristor%20Device%20Models%20for%20Emerging%20Neuromorphic%20Computing%20Hardware%20Design&rft.au=McDonald,%20Nathan%20R&rft.aucorp=AIR%20FORCE%20RESEARCH%20LAB%20ROME%20NY%20INFORMATION%20DIRECTORATE&rft.date=2011-08&rft_id=info:doi/&rft_dat=%3Cdtic_1RU%3EADA549425%3C/dtic_1RU%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |