A New Asymmetric H-6 Structured Multilevel Inverter with Reduced Power Components

Multilevel inverters play a key role in improving the power quality for industrial, domestic, and renewable energy sectors due to sinusoidal output voltage through small voltage steps, lesser THD (total harmonic distortion), and EMI (electromagnetic interference). There are several variants in MLI s...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Symmetry (Basel) 2024-01, Vol.16 (1), p.72
Hauptverfasser: Radhakrishnan, Annadurai, Arasan, Elankurisil S., Ramalingam, Balamurugan C., Chandrasekaran, Kannan
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Multilevel inverters play a key role in improving the power quality for industrial, domestic, and renewable energy sectors due to sinusoidal output voltage through small voltage steps, lesser THD (total harmonic distortion), and EMI (electromagnetic interference). There are several variants in MLI structures to generate a stepped voltage with their own operating characteristics, which flaws in switching devices with gate drivers, current conducting switches varied with varied voltage levels, and switches with different abilities in blocking voltagesto overcome increases in implementation costs and restrict its usage in high-power applications. Therefore, this article paves a solution for the above problem, which orients a new structure for asymmetric operation to propel large voltage levels with small values of switches in parallel with conventional topologies. The subtlety of the proposed topology is governed by a multicarrier pulse width modulation scheme, and ten different voltage magnitude algorithms are developed and compared foreffectiveness.Hitherto, many existing MLI topologies with reduced power switches have beendeveloped; among these, the H6 structure attempts to curtail the reduced conduction path. The operation of the suggested topology is confirmed in a Matlab/Simulink environment, and real-time performance is investigated using a laboratory prototype to accord the simulated results.
ISSN:2073-8994
2073-8994
DOI:10.3390/sym16010072