Wafer-scale high-κ dielectrics for two-dimensional circuits via van der Waals integration

The practical application of two-dimensional (2D) semiconductors for high-performance electronics requires the integration with large-scale and high-quality dielectrics—which however have been challenging to deposit to date, owing to their dangling-bonds-free surface. Here, we report a dry dielectri...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Nature communications 2023-04, Vol.14 (1), p.2340-2340, Article 2340
Hauptverfasser: Lu, Zheyi, Chen, Yang, Dang, Weiqi, Kong, Lingan, Tao, Quanyang, Ma, Likuan, Lu, Donglin, Liu, Liting, Li, Wanying, Li, Zhiwei, Liu, Xiao, Wang, Yiliu, Duan, Xidong, Liao, Lei, Liu, Yuan
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The practical application of two-dimensional (2D) semiconductors for high-performance electronics requires the integration with large-scale and high-quality dielectrics—which however have been challenging to deposit to date, owing to their dangling-bonds-free surface. Here, we report a dry dielectric integration strategy that enables the transfer of wafer-scale and high-κ dielectrics on top of 2D semiconductors. By utilizing an ultra-thin buffer layer, sub-3 nm thin Al 2 O 3 or HfO 2 dielectrics could be pre-deposited and then mechanically dry-transferred on top of MoS 2 monolayers. The transferred ultra-thin dielectric film could retain wafer-scale flatness and uniformity without any cracks, demonstrating a capacitance up to 2.8 μF/cm 2 , equivalent oxide thickness down to 1.2 nm, and leakage currents of ~10 −7  A/cm 2 . The fabricated top-gate MoS 2 transistors showed intrinsic properties without doping effects, exhibiting on-off ratios of ~10 7 , subthreshold swing down to 68 mV/dec, and lowest interface states of 7.6×10 9  cm −2 eV −1 . We also show that the scalable top-gate arrays can be used to construct functional logic gates. Our study provides a feasible route towards the vdW integration of high-κ dielectric films using an industry-compatible ALD process with well-controlled thickness, uniformity and scalability. The integration of high-κ dielectric layers with 2D semiconductors is essential for electronic applications, but remains challenging. Here the authors report a dry transfer method of wafer-scale Al2O3 and HfO2 thin films for the realization of top-gated monolayer MoS2 transistors and logic gates.
ISSN:2041-1723
2041-1723
DOI:10.1038/s41467-023-37887-x