Table-Based Adaptive Digital Phase-Locked Loop for GNSS Receivers Operating in Moon Exploration Missions

An adaptive digital phase-locked loop (DPLL) continually adjusts the noise bandwidth of the loop filter in global navigation satellite system (GNSS) receivers to track signals by measuring the signal-to-noise ratio and/or dynamic stress. Such DPLLs have a relatively large amount of computational com...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Sensors (Basel, Switzerland) Switzerland), 2022-12, Vol.22 (24), p.10001
Hauptverfasser: Song, Young-Jin, Won, Jong-Hoon
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:An adaptive digital phase-locked loop (DPLL) continually adjusts the noise bandwidth of the loop filter in global navigation satellite system (GNSS) receivers to track signals by measuring the signal-to-noise ratio and/or dynamic stress. Such DPLLs have a relatively large amount of computational complexity compared with the conventional DPLL. A table-based adaptive DPLL is proposed that adjusts the noise bandwidth value by extracting it from the pre-generated table without additional calculations. The values of the noise bandwidth table are computed in an optimal manner in consideration of the thermal noise, oscillator phase noise, and dynamic stress error. The calculation method of the proper integration time to maintain the stability of the loop filter is presented. Additionally, the simulation is configured using the trajectory analysis results from the Moon exploration mission and shows that the proposed algorithm operates stably in harsh environments, while a conventional fixed bandwidth loop cannot. The proposed algorithm has a similar phase jitter performance to the existing adaptive DPLL algorithms and has an execution time that is approximately 2.4-5.4 times faster. It is verified that the proposed algorithm is computationally efficient while maintaining jitter performance.
ISSN:1424-8220
1424-8220
DOI:10.3390/s222410001