Few-Layer Graphene Sheet-Passivated Porous Silicon Toward Excellent Electrochemical Double-Layer Supercapacitor Electrode

Few-layer graphene sheet-passivated porous silicon (PSi) as an outstanding electrochemical double-layer supercapacitor electrode was demonstrated. The PSi matrix was formed by electrochemical etching of a doped silicon wafer and was further surface-passivated with few-layer graphene sheets by a Ni-a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Nanoscale research letters 2018-08, Vol.13 (1), p.242-9, Article 242
Hauptverfasser: Wu, Te-Hui, Chang, Chih-Tse, Wang, Chun-Chieh, Parwaiz, Shaikh, Lai, Chih-Chung, Chen, Yu-Ze, Lu, Shih-Yuan, Chueh, Yu-Lun
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Few-layer graphene sheet-passivated porous silicon (PSi) as an outstanding electrochemical double-layer supercapacitor electrode was demonstrated. The PSi matrix was formed by electrochemical etching of a doped silicon wafer and was further surface-passivated with few-layer graphene sheets by a Ni-assisted chemical vapor deposition process where a wide range of porous PSi structures, including mesoporous, macroporous, and hybrid porous structures were created during the graphene growth as temperature increases. The microstructural and graphene-passivation effects on the capacitive performance of the PSi were investigated in detail. The hybrid porous PSi electrode, optimized in terms of capacitive performances, achieves a high areal capacitance of 6.21 mF/cm 2 at an ultra-high scan rate of 1000 mV/s and an unusual progressing cyclic stability of 131% at 10,000 cycles. Besides mesopores and macropores, micropores were introduced onto the surfaces of the passivating few-layer graphene sheets with a KOH activation process to further increase the functioning surface area of the hierarchical porous PSi electrode, leading to a boost in the areal capacitance by 31.4% up to 8.16 mF/cm 2 . The present designed hierarchical porous PSi-based supercapacitor proves to be a robust energy storage device for microelectronic applications that require stable high rate capability.
ISSN:1931-7573
1556-276X
DOI:10.1186/s11671-018-2646-7