Enhanced Chaotic Pseudorandom Number Generation Using Multiple Bernoulli Maps with Field Programmable Gate Array Optimizations
Certain methods for implementing chaotic maps can lead to dynamic degradation of the generated number sequences. To solve such a problem, we develop a method for generating pseudorandom number sequences based on multiple one-dimensional chaotic maps. In particular, we introduce a Bernoulli chaotic m...
Gespeichert in:
Veröffentlicht in: | Information (Basel) 2024-11, Vol.15 (11), p.667 |
---|---|
Hauptverfasser: | , , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Certain methods for implementing chaotic maps can lead to dynamic degradation of the generated number sequences. To solve such a problem, we develop a method for generating pseudorandom number sequences based on multiple one-dimensional chaotic maps. In particular, we introduce a Bernoulli chaotic map that utilizes function transformations and constraints on its control parameter, covering complementary regions of the phase space. This approach allows the generation of chaotic number sequences with a wide coverage of phase space, thereby increasing the uncertainty in the number sequence generation process. Moreover, by incorporating a scaling factor and a sine function, we develop a robust chaotic map, called the Sine-Multiple Modified Bernoulli Chaotic Map (SM-MBCM), which ensures a high degree of randomness, validated through statistical mechanics analysis tools. Using the SM-MBCM, we propose a chaotic PRNG (CPRNG) and evaluate its quality through correlation coefficient analysis, key sensitivity tests, statistical and entropy analysis, key space evaluation, linear complexity analysis, and performance tests. Furthermore, we present an FPGA-based implementation scheme that leverages equivalent MBCM variants to optimize the electronic implementation process. Finally, we compare the proposed system with existing designs in terms of throughput and key space. |
---|---|
ISSN: | 2078-2489 2078-2489 |
DOI: | 10.3390/info15110667 |