Novel hardware/software co-design approach for Connect6 game-solver

•Novel Hardware-Software Co-Design Connect6 solver for enhanced performance.•Utilized a novel data communication technique to minimize bits transferred between hardware and software, reducing communication overhead.•Used advanced tree-searching algorithms like Negascout, iterative deepening, node or...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:e-Prime 2024-03, Vol.7, p.100395, Article 100395
Hauptverfasser: Trivedi, Avijeet Kumar, Garg, Shubham, Pandey, Neeta
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:•Novel Hardware-Software Co-Design Connect6 solver for enhanced performance.•Utilized a novel data communication technique to minimize bits transferred between hardware and software, reducing communication overhead.•Used advanced tree-searching algorithms like Negascout, iterative deepening, node ordering, and memoization to optimize best move search.•Efficiency Gains in Communication and Speed: 92 % less overhead and 50 % overall enhancement than the existing model, 4x faster than software on Xilinx Zedboard SOC. This paper introduces an enhanced Hardware-Software Co-Design implementation of Connect6 game solver compared to a prevalent implementation by using novel data communications and enhanced tree-searching algorithms. Hardware-software communication is improved by transferring the current board position from the Processing System to the Programmable Logic through a 21-bit change board instead of the complete 722-bit board. Tree-search, to find the next best move, is enhanced by using Negascout algorithm, Iterative Deepening, Node Ordering and Memoization. The proposed design demonstrates 50 % improvement in the overall performance and 92 % in communication overhead compared to the prevalent implementation. Further, it is around 4 times faster than its software implementation on the same platform. The analysis was carried on Xilinx Zedboard SOC using the GNU GCC Compiler with the Maximum Optimisation Flag (O3) activated.
ISSN:2772-6711
2772-6711
DOI:10.1016/j.prime.2023.100395