Novel SiC/Si heterojunction LDMOS with electric field modulation effect by reversed L-shaped field plate

•A novel SiC/Si heterojunction LDMOS structure with a reversed L-shaped field plate and a stepped oxide layer is proposed.•The breakdown voltage is dramatically improved due to the electric field modulation of the reversed L-shaped field plate and stepped oxide layer.•The auxiliary depletion effect...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Results in physics 2020-03, Vol.16, p.102837, Article 102837
Hauptverfasser: Li, Qi, Yuan, Leilei, Zhang, Fabi, Li, Haiou, Xiao, Gongli, Chen, Yonghe, Sun, Tangyou, Liu, Xingpeng, Fu, Tao
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:•A novel SiC/Si heterojunction LDMOS structure with a reversed L-shaped field plate and a stepped oxide layer is proposed.•The breakdown voltage is dramatically improved due to the electric field modulation of the reversed L-shaped field plate and stepped oxide layer.•The auxiliary depletion effect of the reversed L-shaped field plate effectively reduces the Ron,sp.•The device consists a hybrid material SiC/Si and achieves high BV and low Ron,sp. A novel SiC/Si heterojunction lateral double-diffused metal-oxidesemiconductor (LDMOS) with a reversed L-shaped field plate and a stepped oxide layer has been proposed to improve the tradeoff between the breakdown voltage (BV) and specific on-resistance (Ron,sp). The reversed L-shaped field plate is applied to modulate electric field distribution to make the breakdown occur in the low electric field area (SiC/Si interface), which increases the BV and decreases the Ron,sp of the device. Furthermore, a stepped oxide layer is used to cover the Si drift region and reshape the lateral electric field distribution by introducing a new electric field peak, which consequently enhances the BV. The simulated results have indicated that the BV of this proposed SiC/Si LDMOS increased from 226 V and 720 V to 992 V compared with the conventional Si LDMOS and SiC LDMOS, respectively, while maintaining a low Ron,sp of 27.62 mΩ·cm2.
ISSN:2211-3797
2211-3797
DOI:10.1016/j.rinp.2019.102837