Micro Unetched Oxide Defect during Buffered Oxide Etchant Process
There are two oxide regions, high and low voltage in NAND flash memory devices, in order to improve program speed and reliability. Generally, the two regions are achieved with pattern blocking by using PR(Photo Resistor) followed by etching of low voltage oxide with BOE(Buffered Oxide Etchant). Howe...
Gespeichert in:
Veröffentlicht in: | ECS transactions 2013-08, Vol.58 (6), p.127-132 |
---|---|
Hauptverfasser: | , , , , , , |
Format: | Artikel |
Sprache: | eng |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | There are two oxide regions, high and low voltage in NAND flash memory devices, in order to improve program speed and reliability. Generally, the two regions are achieved with pattern blocking by using PR(Photo Resistor) followed by etching of low voltage oxide with BOE(Buffered Oxide Etchant). However, as the 10nm scale NAND flash devices are massively manufactured, 0.2um size defects after oxide etching with BOE are newly detected. Partially unetched oxide defects in low voltage oxide region causes the thicker tunnel oxide and influences abnormal electron's tunneling. As the result, program and erase speed are declined on the relevant transistor, and it causes a yield drop by the electronic characteristics. As possible sources of the defects, the micro impurities in chemical or the micro bubbles from surfactant are suspected, but correct root cause is not yet known. In this study, the effects of filter pore size and nozzle movement of cleaning equipment are examined in other to reduce the defects. |
---|---|
ISSN: | 1938-5862 1938-6737 |
DOI: | 10.1149/05806.0127ecst |