MOSFET Power Loss Estimation in LLC Resonant Converters: Time Interval Analysis

In the past ten years, LLC resonant converters have become a mainstream topology for dc/dc power conversion, and multiple design tools have been developed for this topology, including controllers, regulators, soft-switching techniques, etc. While many tools are available for designing this converter...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on power electronics 2019-12, Vol.34 (12), p.11964-11980
Hauptverfasser: Glitz, Ettore Scabeni, Ordonez, Martin
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:In the past ten years, LLC resonant converters have become a mainstream topology for dc/dc power conversion, and multiple design tools have been developed for this topology, including controllers, regulators, soft-switching techniques, etc. While many tools are available for designing this converter, techniques for accurately determining power losses in the inverter mosfet s of the topology based on time-domain analysis have not been fully explored yet. Precise power loss estimation is fundamental to determine the thermal behavior of the switches before the converter is built, which accelerates and optimizes the thermal management design process. In addition, accurate methods of estimating conduction losses, which are dominant in this topology, switching losses, and body diode losses are lacking in the literature. This paper proposes a method for enhancing power loss estimation in LLC inverter mosfet s based on time-domain analysis of the converter. Moreover, a detailed characterization of mosfet 's conduction losses (P_{\text{cond}}), switching losses (P_{\text{sw}}), and body diode losses (P_{\text{diode}}), including the effects of different parameters such as gate-source voltage (V_{\text{GS}}), junction temperature (T_{j}), drain current (\displaystyle I_{D}), and drain-source voltage (V_{\text{DS}}), is presented, which can further improve power loss assessment in this topology. The developed method based on time interval analysis replaces the simplistic first-harmonic approximation (FHA), which allows for improved power loss calculations. Further improvement is obtained with the detailed characterization of the switching device. As verified by simulation and experimental results, the proposed estimation tool provides a significant boost in accuracy for power loss determination when compared to the existing method for power loss estimation using FHA.
ISSN:0885-8993
1941-0107
DOI:10.1109/TPEL.2019.2909903