Total Dose Measurement Circuit Design Based on a Voltage Reference Topology

A circuit design for tracking radiation exposure in a CMOS integrated circuit is presented. The design can be scaled and integrated in a variety of CMOS processes. The presented design is based on a voltage reference circuit topology, where changes in voltage due to radiation degradation are amplifi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on nuclear science 2017-01, Vol.64 (1), p.559-566
Hauptverfasser: Shetler, K. J., Holman, W. T., Kauppila, J. S., Witulski, A. F., Bhuva, B. L., Zhang, E. X., Massengill, L. W.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A circuit design for tracking radiation exposure in a CMOS integrated circuit is presented. The design can be scaled and integrated in a variety of CMOS processes. The presented design is based on a voltage reference circuit topology, where changes in voltage due to radiation degradation are amplified in the output. Experimental data from a prototype design using a test chip fabricated in an IBM 180 nm technology and techniques to address limitations of the prototype are presented.
ISSN:0018-9499
1558-1578
DOI:10.1109/TNS.2016.2630702