Optimization and Analysis of the Dual n/p-LDMOS Device

A scalable Dual n/p-LDMOS device with interesting R SP versus V BD performance for voltage applications in the range of 20-120 V is identified through proper optimization. Three designs have been proposed, based on different process implementations. The physical behavior of the device is reviewed and analyzed. The current expansion induced by the bipolar conductance in the drift region at high gate and drain biases is fully explained. The thermal behavior in a worst case condition is investigated, and the reduction in performance in terms of current and safe-operating area are reported. The switching performance is addressed, showing very good transient times in any analyzed load condition.