A Hybrid Nine-Level Inverter Topology With Boosting Capability and Reduced Component Count
Nowadays, output voltage boosting gain property along with curtailment in the circuit voltage stress, and component count are considered as the essential topological features for the new multilevel inverter (MLI) circuits. Recognizing the above, a hybrid nine-level inverter topology (HNIT) for DC-AC...
Gespeichert in:
| Veröffentlicht in: | IEEE transactions on circuits and systems. II, Express briefs Express briefs, 2021-01, Vol.68 (1), p.316-320 |
|---|---|
| Hauptverfasser: | , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 320 |
|---|---|
| container_issue | 1 |
| container_start_page | 316 |
| container_title | IEEE transactions on circuits and systems. II, Express briefs |
| container_volume | 68 |
| creator | Naik, Banavath Shiva Suresh, Y. Venkataramanaiah, J. Panda, Anup Kumar |
| description | Nowadays, output voltage boosting gain property along with curtailment in the circuit voltage stress, and component count are considered as the essential topological features for the new multilevel inverter (MLI) circuits. Recognizing the above, a hybrid nine-level inverter topology (HNIT) for DC-AC conversion is proposed in this brief. Each phase of the HNIT is designed with only eight semiconductor switches, one diode, and two electrolytic capacitors. Herein, series-parallel and conventional-series techniques are utilized effectively to balance the capacitor voltages. Further, cost and quantitative comparisons are carried among the state-of-art circuits to highlight the supremacy of proposed circuit. Subsequently, the performance of HNIT is verified experimentally with the fundamental switching PWM technique at different load conditions. |
| doi_str_mv | 10.1109/TCSII.2020.2998496 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_TCSII_2020_2998496</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>9103594</ieee_id><sourcerecordid>2472319568</sourcerecordid><originalsourceid>FETCH-LOGICAL-c295t-148062fb234f0ea9446ebf13b323c466208ccb4bb3af7b48b6c6bf6df5182e93</originalsourceid><addsrcrecordid>eNo9kE1Lw0AURYMoWKt_QDcDrlPnK5PMsga1gaKgAcFNyCRvako6EyeTQv69qS2u3l3ccx-cILgleEEIlg95-pFlC4opXlApEy7FWTAjUZSELJbk_JC5DOOYx5fBVd9vMaYSMzoLvpZoNSrX1Oi1MRCuYQ8tyswenAeHctvZ1m5G9Nn4b_Robe8bs0Fp2ZWqaRs_otLU6B3qoYIapXbXWQPGT2kw_jq40GXbw83pzoP8-SlPV-H67SVLl-uwojLyIeEJFlQryrjGUErOBShNmGKUVVwIipOqUlwpVupY8USJSigtah2RhIJk8-D-ONs5-zNA74utHZyZPhaUx5QRGYlkatFjq3K27x3oonPNrnRjQXBxUFj8KSwOCouTwgm6O0INAPwDkmAWSc5-ARFNbUA</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2472319568</pqid></control><display><type>article</type><title>A Hybrid Nine-Level Inverter Topology With Boosting Capability and Reduced Component Count</title><source>IEEE Electronic Library (IEL)</source><creator>Naik, Banavath Shiva ; Suresh, Y. ; Venkataramanaiah, J. ; Panda, Anup Kumar</creator><creatorcontrib>Naik, Banavath Shiva ; Suresh, Y. ; Venkataramanaiah, J. ; Panda, Anup Kumar</creatorcontrib><description>Nowadays, output voltage boosting gain property along with curtailment in the circuit voltage stress, and component count are considered as the essential topological features for the new multilevel inverter (MLI) circuits. Recognizing the above, a hybrid nine-level inverter topology (HNIT) for DC-AC conversion is proposed in this brief. Each phase of the HNIT is designed with only eight semiconductor switches, one diode, and two electrolytic capacitors. Herein, series-parallel and conventional-series techniques are utilized effectively to balance the capacitor voltages. Further, cost and quantitative comparisons are carried among the state-of-art circuits to highlight the supremacy of proposed circuit. Subsequently, the performance of HNIT is verified experimentally with the fundamental switching PWM technique at different load conditions.</description><identifier>ISSN: 1549-7747</identifier><identifier>EISSN: 1558-3791</identifier><identifier>DOI: 10.1109/TCSII.2020.2998496</identifier><identifier>CODEN: ICSPE5</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Boosting ; boosting gain ; Capacitors ; Circuits ; Electric converters ; Electric potential ; Electrolytic capacitors ; Inverters ; Multilevel inverter ; natural balancing ; Semiconductor diodes ; single-stage ; switched-capacitor ; Switches ; Topology ; Voltage</subject><ispartof>IEEE transactions on circuits and systems. II, Express briefs, 2021-01, Vol.68 (1), p.316-320</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2021</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c295t-148062fb234f0ea9446ebf13b323c466208ccb4bb3af7b48b6c6bf6df5182e93</citedby><cites>FETCH-LOGICAL-c295t-148062fb234f0ea9446ebf13b323c466208ccb4bb3af7b48b6c6bf6df5182e93</cites><orcidid>0000-0002-9818-9547 ; 0000-0001-7199-6405 ; 0000-0002-1455-2493</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/9103594$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27923,27924,54757</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/9103594$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Naik, Banavath Shiva</creatorcontrib><creatorcontrib>Suresh, Y.</creatorcontrib><creatorcontrib>Venkataramanaiah, J.</creatorcontrib><creatorcontrib>Panda, Anup Kumar</creatorcontrib><title>A Hybrid Nine-Level Inverter Topology With Boosting Capability and Reduced Component Count</title><title>IEEE transactions on circuits and systems. II, Express briefs</title><addtitle>TCSII</addtitle><description>Nowadays, output voltage boosting gain property along with curtailment in the circuit voltage stress, and component count are considered as the essential topological features for the new multilevel inverter (MLI) circuits. Recognizing the above, a hybrid nine-level inverter topology (HNIT) for DC-AC conversion is proposed in this brief. Each phase of the HNIT is designed with only eight semiconductor switches, one diode, and two electrolytic capacitors. Herein, series-parallel and conventional-series techniques are utilized effectively to balance the capacitor voltages. Further, cost and quantitative comparisons are carried among the state-of-art circuits to highlight the supremacy of proposed circuit. Subsequently, the performance of HNIT is verified experimentally with the fundamental switching PWM technique at different load conditions.</description><subject>Boosting</subject><subject>boosting gain</subject><subject>Capacitors</subject><subject>Circuits</subject><subject>Electric converters</subject><subject>Electric potential</subject><subject>Electrolytic capacitors</subject><subject>Inverters</subject><subject>Multilevel inverter</subject><subject>natural balancing</subject><subject>Semiconductor diodes</subject><subject>single-stage</subject><subject>switched-capacitor</subject><subject>Switches</subject><subject>Topology</subject><subject>Voltage</subject><issn>1549-7747</issn><issn>1558-3791</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2021</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9kE1Lw0AURYMoWKt_QDcDrlPnK5PMsga1gaKgAcFNyCRvako6EyeTQv69qS2u3l3ccx-cILgleEEIlg95-pFlC4opXlApEy7FWTAjUZSELJbk_JC5DOOYx5fBVd9vMaYSMzoLvpZoNSrX1Oi1MRCuYQ8tyswenAeHctvZ1m5G9Nn4b_Robe8bs0Fp2ZWqaRs_otLU6B3qoYIapXbXWQPGT2kw_jq40GXbw83pzoP8-SlPV-H67SVLl-uwojLyIeEJFlQryrjGUErOBShNmGKUVVwIipOqUlwpVupY8USJSigtah2RhIJk8-D-ONs5-zNA74utHZyZPhaUx5QRGYlkatFjq3K27x3oonPNrnRjQXBxUFj8KSwOCouTwgm6O0INAPwDkmAWSc5-ARFNbUA</recordid><startdate>202101</startdate><enddate>202101</enddate><creator>Naik, Banavath Shiva</creator><creator>Suresh, Y.</creator><creator>Venkataramanaiah, J.</creator><creator>Panda, Anup Kumar</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0002-9818-9547</orcidid><orcidid>https://orcid.org/0000-0001-7199-6405</orcidid><orcidid>https://orcid.org/0000-0002-1455-2493</orcidid></search><sort><creationdate>202101</creationdate><title>A Hybrid Nine-Level Inverter Topology With Boosting Capability and Reduced Component Count</title><author>Naik, Banavath Shiva ; Suresh, Y. ; Venkataramanaiah, J. ; Panda, Anup Kumar</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c295t-148062fb234f0ea9446ebf13b323c466208ccb4bb3af7b48b6c6bf6df5182e93</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2021</creationdate><topic>Boosting</topic><topic>boosting gain</topic><topic>Capacitors</topic><topic>Circuits</topic><topic>Electric converters</topic><topic>Electric potential</topic><topic>Electrolytic capacitors</topic><topic>Inverters</topic><topic>Multilevel inverter</topic><topic>natural balancing</topic><topic>Semiconductor diodes</topic><topic>single-stage</topic><topic>switched-capacitor</topic><topic>Switches</topic><topic>Topology</topic><topic>Voltage</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Naik, Banavath Shiva</creatorcontrib><creatorcontrib>Suresh, Y.</creatorcontrib><creatorcontrib>Venkataramanaiah, J.</creatorcontrib><creatorcontrib>Panda, Anup Kumar</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on circuits and systems. II, Express briefs</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Naik, Banavath Shiva</au><au>Suresh, Y.</au><au>Venkataramanaiah, J.</au><au>Panda, Anup Kumar</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A Hybrid Nine-Level Inverter Topology With Boosting Capability and Reduced Component Count</atitle><jtitle>IEEE transactions on circuits and systems. II, Express briefs</jtitle><stitle>TCSII</stitle><date>2021-01</date><risdate>2021</risdate><volume>68</volume><issue>1</issue><spage>316</spage><epage>320</epage><pages>316-320</pages><issn>1549-7747</issn><eissn>1558-3791</eissn><coden>ICSPE5</coden><abstract>Nowadays, output voltage boosting gain property along with curtailment in the circuit voltage stress, and component count are considered as the essential topological features for the new multilevel inverter (MLI) circuits. Recognizing the above, a hybrid nine-level inverter topology (HNIT) for DC-AC conversion is proposed in this brief. Each phase of the HNIT is designed with only eight semiconductor switches, one diode, and two electrolytic capacitors. Herein, series-parallel and conventional-series techniques are utilized effectively to balance the capacitor voltages. Further, cost and quantitative comparisons are carried among the state-of-art circuits to highlight the supremacy of proposed circuit. Subsequently, the performance of HNIT is verified experimentally with the fundamental switching PWM technique at different load conditions.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TCSII.2020.2998496</doi><tpages>5</tpages><orcidid>https://orcid.org/0000-0002-9818-9547</orcidid><orcidid>https://orcid.org/0000-0001-7199-6405</orcidid><orcidid>https://orcid.org/0000-0002-1455-2493</orcidid></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1549-7747 |
| ispartof | IEEE transactions on circuits and systems. II, Express briefs, 2021-01, Vol.68 (1), p.316-320 |
| issn | 1549-7747 1558-3791 |
| language | eng |
| recordid | cdi_crossref_primary_10_1109_TCSII_2020_2998496 |
| source | IEEE Electronic Library (IEL) |
| subjects | Boosting boosting gain Capacitors Circuits Electric converters Electric potential Electrolytic capacitors Inverters Multilevel inverter natural balancing Semiconductor diodes single-stage switched-capacitor Switches Topology Voltage |
| title | A Hybrid Nine-Level Inverter Topology With Boosting Capability and Reduced Component Count |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T18%3A58%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20Hybrid%20Nine-Level%20Inverter%20Topology%20With%20Boosting%20Capability%20and%20Reduced%20Component%20Count&rft.jtitle=IEEE%20transactions%20on%20circuits%20and%20systems.%20II,%20Express%20briefs&rft.au=Naik,%20Banavath%20Shiva&rft.date=2021-01&rft.volume=68&rft.issue=1&rft.spage=316&rft.epage=320&rft.pages=316-320&rft.issn=1549-7747&rft.eissn=1558-3791&rft.coden=ICSPE5&rft_id=info:doi/10.1109/TCSII.2020.2998496&rft_dat=%3Cproquest_RIE%3E2472319568%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2472319568&rft_id=info:pmid/&rft_ieee_id=9103594&rfr_iscdi=true |