A 32-bit RISC Implemented in Enhancement-Mode JFET GaAs

The reduced instruction set computer (RISC) philosophy presently employed in an enhancement-mode GaAs JFET favors instruction sets with few format options or addressing modes; more complex instructions are synthesized as required out of the simpler ones. The RISC approach results in a greatly simpli...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Computer (Long Beach, Calif.) Calif.), 1986-10, Vol.19 (10), p.60-68
Hauptverfasser: RASSET, T L, Niederland, R A, Lane, J H, GELDEMAN, W A
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The reduced instruction set computer (RISC) philosophy presently employed in an enhancement-mode GaAs JFET favors instruction sets with few format options or addressing modes; more complex instructions are synthesized as required out of the simpler ones. The RISC approach results in a greatly simplified, typically hardwired control structure which, in addition to being very fast, leaves more chip area available for performance enhancements to the data path and facilitates real time processing. (O.C.)
ISSN:0018-9162
1558-0814
DOI:10.1109/MC.1986.1663072