A Technique for Optimal On-Wafer Device Spacing at Millimeter-Wave Frequencies

In this letter, we present a technique to determine efficient placement of nearby structures to the device-under-test (DUT) based on the DUT's impedance, which is overlooked in the current layout guidelines. This technique involves sweeping both the impedance of the DUT and the spatial location...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE microwave and wireless technology letters (Print) 2025-01, p.1-4
Hauptverfasser: Jones, Rob D., Cheron, Jerome, Diener, Joseph E., Aaen, Peter H., Chamberlin, Richard A., Jamroz, Benjamin F., Williams, Dylan F., Feldman, Ari D., Elsherbeni, Atef Z.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:In this letter, we present a technique to determine efficient placement of nearby structures to the device-under-test (DUT) based on the DUT's impedance, which is overlooked in the current layout guidelines. This technique involves sweeping both the impedance of the DUT and the spatial location of the nearby structure to create a map where the structure can be placed that would simultaneously minimize coupling to the DUT as well as the space between devices. The simulations were validated up to 110 GHz using gallium nitride (GaN) high-electron-mobility transistor (HEMT) measurements with and without a nearby line.
ISSN:2771-957X
2771-9588
DOI:10.1109/LMWT.2024.3522810