Highly Stable Short Channel Ultrathin Atomic Layer Deposited Indium Zinc Oxide Thin Film Transistors With Excellent Electrical Characteristics

The high-performance atomic layer deposited (ALD) ultrathin (~2 nm) amorphous InZnO ( {a} -IZO, indium: Zinc ≈ 6:4) channel thin-film transistors (TFTs) with a short channel length ( \text{L}_{\mathbf {\textit {ch}}} ) of 50 nm were presented. Furthermore, the gate stability was evaluated using temp...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE electron device letters 2023-10, Vol.44 (10), p.1644-1647
Hauptverfasser: Liang, Yan-Kui, Li, Wei-Li, Zheng, Jun-Yang, Lin, Yu-Lon, Lu, Yu-Cheng, Chiu, Ching-Hua, Hsieh, Dong-Ru, Chou, Tsung-Te, Kei, Chi-Chung, Huang, Huai-Ying, Lin, Yu-Ming, Tseng, Yuan-Chieh, Chao, Tien-Sheng, Chang, Edward Yi, Lin, Chun-Hsiung
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The high-performance atomic layer deposited (ALD) ultrathin (~2 nm) amorphous InZnO ( {a} -IZO, indium: Zinc ≈ 6:4) channel thin-film transistors (TFTs) with a short channel length ( \text{L}_{\mathbf {\textit {ch}}} ) of 50 nm were presented. Furthermore, the gate stability was evaluated using temperature-dependent positive-bias stress (PBS) tests for the IZO TFTs up to 3.5 MV/cm. The short channel TFTs exhibited excellent electrical characteristics, with high \text{I}_{\mathbf {\textit {on}}} exceeding 360~\mu \text{A} / \mu \text{m} (@ \text{V}_{\mathbf {G}} = 2V), and an optimized threshold voltage ( \text{V}_{\mathbf {\textit {th}}} ) of ~ 0.11 V. In particular, the ultra-low drain-induced barrier lowering (DIBL) performance of 16 mV/V was presented and matched with technology computer aided design (TCAD) estimation. The activation energy of device degradation was extracted to better understand the mechanism. The extracted high field effect channel mobility ( \mu _{\mathbf {\textit {FE}}} ) of 43.6 cm ^{\mathbf {{2}}} /V-s in conjunction with the low \text{V}_{\mathbf {\textit {th}}} shifts of 12.4 mV (@ 3.5 MV/cm; \text{V}_{\mathbf {\textit {th}}} +2V) for 5000s PBS test at 25^{\mathbf {o}} C exhibited the excellent performances combining channel mobility and gate stability reported for oxide semiconductor TFT.
ISSN:0741-3106
1558-0563
DOI:10.1109/LED.2023.3310614