28-nm 2T High- K Metal Gate Embedded RRAM With Fully Compatible CMOS Logic Processes

A new two-transistor embedded resistive RAM (RRAM) cell with fully Taiwan Semiconductor Manufacturing Company 28-nm CMOS logic compatible process is reported. The new 28-nm logic compatible RRAM cell consists of two logic standard high- k metal gate (HKMG) CMOS transistors with a composite resistive...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE electron device letters 2013-10, Vol.34 (10), p.1253-1255
Hauptverfasser: Chin Yu Mei, Wen Chao Shen, Chun Hsiung Wu, Yue-Der Chih, Ya-Chin King, Chrong Jung Lin, Ming-Jinn Tsai, Kan-Hsueh Tsai, Chen, Frederick T.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A new two-transistor embedded resistive RAM (RRAM) cell with fully Taiwan Semiconductor Manufacturing Company 28-nm CMOS logic compatible process is reported. The new 28-nm logic compatible RRAM cell consists of two logic standard high- k metal gate (HKMG) CMOS transistors with a composite resistive gate dielectric of TiN/ HfO 2 /SiO 2 /Si as a resistive memory storage node. Using one of the transistor gates as a source line in RRAM SET/RESET operation, the resistive memory states can be efficiently read and sensed by selecting the other transistor gate and its corresponding bitline. Therefore, the new 2T embedded RRAM cell has realized a logic nonvolatile memory (NVM) solution with cost effective, and fully compatible with 28-nm HKMG CMOS logic platforms. Besides, through adapting the existing high- K gate dielectric in the RRAM cell, the embedded memory cell does not need any additional deposition of resistive film or extra process steps and it will be very scalable and compatible with the fast progress of CMOS technologies in embedded NVM applications. Furthermore, its low voltage requirement makes this cell conveniently fit in logic intellectual properties and circuits for local data storages or level trimming devices on system-on-chip logic NVM products.
ISSN:0741-3106
1558-0563
DOI:10.1109/LED.2013.2278072