Architectural Considerations for Next Generation IoT Processors
Currently, the growth of the first generation Internet of Things (IoT) system for low-end devices having less memory and infrastructure is challenged due to the lack of engineering support in terms of architecture, technology, hardware, privacy, security, and business. This paper discusses system en...
Gespeichert in:
Veröffentlicht in: | IEEE systems journal 2019-09, Vol.13 (3), p.2906-2917 |
---|---|
Hauptverfasser: | , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 2917 |
---|---|
container_issue | 3 |
container_start_page | 2906 |
container_title | IEEE systems journal |
container_volume | 13 |
creator | Agarwal, Vanita Patil, Rajendrakumar A. Patki, Arunkumar B. |
description | Currently, the growth of the first generation Internet of Things (IoT) system for low-end devices having less memory and infrastructure is challenged due to the lack of engineering support in terms of architecture, technology, hardware, privacy, security, and business. This paper discusses system engineering issues relevant in IoT processors and builds a case for exploring rough set as an approximate computing technique in next generation IoT hardware. The proposed approach has a potential of dealing with inconsistencies arising at layers in hardware infrastructure for IoT applications with a dominance at cloud and fog processing. The authors bring out a research direction in IoT as an engineering discipline with an emphasis on the impact of processor hardware extension. |
doi_str_mv | 10.1109/JSYST.2018.2890571 |
format | Article |
fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_JSYST_2018_2890571</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>8611387</ieee_id><sourcerecordid>2279823736</sourcerecordid><originalsourceid>FETCH-LOGICAL-c295t-a51c1dfe61ae07b639b71ddbbfd5eabf8472fe8e7dfb6cf641d325e5954462a73</originalsourceid><addsrcrecordid>eNo9kE1LAzEQhoMoWKt_QC8Lnrdmks0mOUkpWitFhdaDp5DNTnBLbWqyC_rv3X7gaV6G95mBh5BroCMAqu-eFx-L5YhRUCOmNBUSTsgANJe5Zrw43WeWK1DFOblIaUWpUELqAbkfR_fZtOjaLtp1Ngmb1NQYbdv0KfMhZi_402ZT3ByX2Swss7cYHKYUYrokZ96uE14d55C8Pz4sJ0_5_HU6m4znuWNatLkV4KD2WIJFKquS60pCXVeVrwXayqtCMo8KZe2r0vmygJozgUKLoiiZlXxIbg93tzF8d5haswpd3PQvDWNSK8YlL_sWO7RcDClF9GYbmy8bfw1QsxNl9qLMTpQ5iuqhmwPUIOI_oEoAriT_A1wqZbE</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2279823736</pqid></control><display><type>article</type><title>Architectural Considerations for Next Generation IoT Processors</title><source>IEEE Electronic Library (IEL)</source><creator>Agarwal, Vanita ; Patil, Rajendrakumar A. ; Patki, Arunkumar B.</creator><creatorcontrib>Agarwal, Vanita ; Patil, Rajendrakumar A. ; Patki, Arunkumar B.</creatorcontrib><description>Currently, the growth of the first generation Internet of Things (IoT) system for low-end devices having less memory and infrastructure is challenged due to the lack of engineering support in terms of architecture, technology, hardware, privacy, security, and business. This paper discusses system engineering issues relevant in IoT processors and builds a case for exploring rough set as an approximate computing technique in next generation IoT hardware. The proposed approach has a potential of dealing with inconsistencies arising at layers in hardware infrastructure for IoT applications with a dominance at cloud and fog processing. The authors bring out a research direction in IoT as an engineering discipline with an emphasis on the impact of processor hardware extension.</description><identifier>ISSN: 1932-8184</identifier><identifier>EISSN: 1937-9234</identifier><identifier>DOI: 10.1109/JSYST.2018.2890571</identifier><identifier>CODEN: ISJEB2</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Approximate computing ; Cloud computing ; Computer architecture ; Hardware ; hardware design ; inconsistency ; inconsistent information systems (IIS) ; indiscernibility ; information gain ; Infrastructure ; Internet of Things ; Internet of Things (IoT) ; IoT hardware ; Memory devices ; Microprocessors ; missing attribute ; Next generation networking ; processor design ; Processors ; Program processors ; rough set technique (RST) ; smart city project (SCP) ; very large scale integration (VLSI)</subject><ispartof>IEEE systems journal, 2019-09, Vol.13 (3), p.2906-2917</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2019</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c295t-a51c1dfe61ae07b639b71ddbbfd5eabf8472fe8e7dfb6cf641d325e5954462a73</citedby><cites>FETCH-LOGICAL-c295t-a51c1dfe61ae07b639b71ddbbfd5eabf8472fe8e7dfb6cf641d325e5954462a73</cites><orcidid>0000-0001-9053-2577 ; 0000-0002-9918-6778</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/8611387$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/8611387$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Agarwal, Vanita</creatorcontrib><creatorcontrib>Patil, Rajendrakumar A.</creatorcontrib><creatorcontrib>Patki, Arunkumar B.</creatorcontrib><title>Architectural Considerations for Next Generation IoT Processors</title><title>IEEE systems journal</title><addtitle>JSYST</addtitle><description>Currently, the growth of the first generation Internet of Things (IoT) system for low-end devices having less memory and infrastructure is challenged due to the lack of engineering support in terms of architecture, technology, hardware, privacy, security, and business. This paper discusses system engineering issues relevant in IoT processors and builds a case for exploring rough set as an approximate computing technique in next generation IoT hardware. The proposed approach has a potential of dealing with inconsistencies arising at layers in hardware infrastructure for IoT applications with a dominance at cloud and fog processing. The authors bring out a research direction in IoT as an engineering discipline with an emphasis on the impact of processor hardware extension.</description><subject>Approximate computing</subject><subject>Cloud computing</subject><subject>Computer architecture</subject><subject>Hardware</subject><subject>hardware design</subject><subject>inconsistency</subject><subject>inconsistent information systems (IIS)</subject><subject>indiscernibility</subject><subject>information gain</subject><subject>Infrastructure</subject><subject>Internet of Things</subject><subject>Internet of Things (IoT)</subject><subject>IoT hardware</subject><subject>Memory devices</subject><subject>Microprocessors</subject><subject>missing attribute</subject><subject>Next generation networking</subject><subject>processor design</subject><subject>Processors</subject><subject>Program processors</subject><subject>rough set technique (RST)</subject><subject>smart city project (SCP)</subject><subject>very large scale integration (VLSI)</subject><issn>1932-8184</issn><issn>1937-9234</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2019</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9kE1LAzEQhoMoWKt_QC8Lnrdmks0mOUkpWitFhdaDp5DNTnBLbWqyC_rv3X7gaV6G95mBh5BroCMAqu-eFx-L5YhRUCOmNBUSTsgANJe5Zrw43WeWK1DFOblIaUWpUELqAbkfR_fZtOjaLtp1Ngmb1NQYbdv0KfMhZi_402ZT3ByX2Swss7cYHKYUYrokZ96uE14d55C8Pz4sJ0_5_HU6m4znuWNatLkV4KD2WIJFKquS60pCXVeVrwXayqtCMo8KZe2r0vmygJozgUKLoiiZlXxIbg93tzF8d5haswpd3PQvDWNSK8YlL_sWO7RcDClF9GYbmy8bfw1QsxNl9qLMTpQ5iuqhmwPUIOI_oEoAriT_A1wqZbE</recordid><startdate>201909</startdate><enddate>201909</enddate><creator>Agarwal, Vanita</creator><creator>Patil, Rajendrakumar A.</creator><creator>Patki, Arunkumar B.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><orcidid>https://orcid.org/0000-0001-9053-2577</orcidid><orcidid>https://orcid.org/0000-0002-9918-6778</orcidid></search><sort><creationdate>201909</creationdate><title>Architectural Considerations for Next Generation IoT Processors</title><author>Agarwal, Vanita ; Patil, Rajendrakumar A. ; Patki, Arunkumar B.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c295t-a51c1dfe61ae07b639b71ddbbfd5eabf8472fe8e7dfb6cf641d325e5954462a73</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2019</creationdate><topic>Approximate computing</topic><topic>Cloud computing</topic><topic>Computer architecture</topic><topic>Hardware</topic><topic>hardware design</topic><topic>inconsistency</topic><topic>inconsistent information systems (IIS)</topic><topic>indiscernibility</topic><topic>information gain</topic><topic>Infrastructure</topic><topic>Internet of Things</topic><topic>Internet of Things (IoT)</topic><topic>IoT hardware</topic><topic>Memory devices</topic><topic>Microprocessors</topic><topic>missing attribute</topic><topic>Next generation networking</topic><topic>processor design</topic><topic>Processors</topic><topic>Program processors</topic><topic>rough set technique (RST)</topic><topic>smart city project (SCP)</topic><topic>very large scale integration (VLSI)</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Agarwal, Vanita</creatorcontrib><creatorcontrib>Patil, Rajendrakumar A.</creatorcontrib><creatorcontrib>Patki, Arunkumar B.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><jtitle>IEEE systems journal</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Agarwal, Vanita</au><au>Patil, Rajendrakumar A.</au><au>Patki, Arunkumar B.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Architectural Considerations for Next Generation IoT Processors</atitle><jtitle>IEEE systems journal</jtitle><stitle>JSYST</stitle><date>2019-09</date><risdate>2019</risdate><volume>13</volume><issue>3</issue><spage>2906</spage><epage>2917</epage><pages>2906-2917</pages><issn>1932-8184</issn><eissn>1937-9234</eissn><coden>ISJEB2</coden><abstract>Currently, the growth of the first generation Internet of Things (IoT) system for low-end devices having less memory and infrastructure is challenged due to the lack of engineering support in terms of architecture, technology, hardware, privacy, security, and business. This paper discusses system engineering issues relevant in IoT processors and builds a case for exploring rough set as an approximate computing technique in next generation IoT hardware. The proposed approach has a potential of dealing with inconsistencies arising at layers in hardware infrastructure for IoT applications with a dominance at cloud and fog processing. The authors bring out a research direction in IoT as an engineering discipline with an emphasis on the impact of processor hardware extension.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/JSYST.2018.2890571</doi><tpages>12</tpages><orcidid>https://orcid.org/0000-0001-9053-2577</orcidid><orcidid>https://orcid.org/0000-0002-9918-6778</orcidid></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 1932-8184 |
ispartof | IEEE systems journal, 2019-09, Vol.13 (3), p.2906-2917 |
issn | 1932-8184 1937-9234 |
language | eng |
recordid | cdi_crossref_primary_10_1109_JSYST_2018_2890571 |
source | IEEE Electronic Library (IEL) |
subjects | Approximate computing Cloud computing Computer architecture Hardware hardware design inconsistency inconsistent information systems (IIS) indiscernibility information gain Infrastructure Internet of Things Internet of Things (IoT) IoT hardware Memory devices Microprocessors missing attribute Next generation networking processor design Processors Program processors rough set technique (RST) smart city project (SCP) very large scale integration (VLSI) |
title | Architectural Considerations for Next Generation IoT Processors |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-16T14%3A04%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Architectural%20Considerations%20for%20Next%20Generation%20IoT%20Processors&rft.jtitle=IEEE%20systems%20journal&rft.au=Agarwal,%20Vanita&rft.date=2019-09&rft.volume=13&rft.issue=3&rft.spage=2906&rft.epage=2917&rft.pages=2906-2917&rft.issn=1932-8184&rft.eissn=1937-9234&rft.coden=ISJEB2&rft_id=info:doi/10.1109/JSYST.2018.2890571&rft_dat=%3Cproquest_RIE%3E2279823736%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2279823736&rft_id=info:pmid/&rft_ieee_id=8611387&rfr_iscdi=true |