A 36-Channel Auto-Calibrated Front-End ASIC for a pMUT-Based Miniaturized 3-D Ultrasound System

We present an area- and power-efficient application-specific integrated circuit (ASIC) for a miniaturized 3-D ultrasound system. The ASIC is designed to transmit pulse and receive echo through a 36-channel 2-D piezoelectric Micromachined Ultrasound Transducer (pMUT) array. The 36-channel ASIC integr...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE journal of solid-state circuits 2021-06, Vol.56 (6), p.1910-1923
Hauptverfasser: Lee, Jihee, Lee, Kyoung-Rog, Eovino, Benjamin E., Park, Jeong Hoan, Liang, Luna Yue, Lin, Liwei, Yoo, Hoi-Jun, Yoo, Jerald
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:We present an area- and power-efficient application-specific integrated circuit (ASIC) for a miniaturized 3-D ultrasound system. The ASIC is designed to transmit pulse and receive echo through a 36-channel 2-D piezoelectric Micromachined Ultrasound Transducer (pMUT) array. The 36-channel ASIC integrates a transmitter (TX), a receiver (RX), and an analog-to-digital converter (ADC) within the 250- \mu \text{m} pitch channel while consuming low-power and supporting calibration to compensate for the process variation of the pMUT. The charge-recycling high-voltage TX (CRHV-TX) in standard CMOS generates up to 13.2- \text{V}_{\mathrm {PP}} pulse while reducing 42.2% peak TX power consumption. Also, each CRHV-TX automatically calibrates excitation voltage according to acoustic pressure of pMUT. The dynamic-bit-shared ADC (DBS-ADC) shares the most significant bits (MSBs) among four channels based on the signal similarity between adjacent channels. The analog front end (AFE) with a received signal sensitivity indicator (RSSI) changes its gain adaptively in real time depending on input signal strength. The ASIC consumes 1.14-mW/channel average power with 1-kHz pulse repetition frequency (PRF) and three TX pulses per cycle. The ASIC in 0.18- \mu \text{m} 1P6M Standard CMOS has been verified with both electrical and acoustic experiments with a 6\times 6 pMUT array.
ISSN:0018-9200
1558-173X
DOI:10.1109/JSSC.2021.3049560