Design of 60GHz RF transceiver in CMOS: Challenges and recent advances

Design of 60GHz RF transceiver in CMOS: Challenges and recent advances

With more than 40 years Moore scaling, the speed of CMOS transistors is around 100 GHz. Such fact makes it possible to realize mm-wave circuits in CMOS. However, with the target of achieving broadband and power-efficient operation, 60 GHz CMOS RF transceiver faces severe challenges. After reviewing...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:China communications 2014-06, Vol.11 (6), p.32-41
Hauptverfasser: Lianming, Li, Xiaokang, Niu, Linhui, Chen, Yuan, Chai, Tao, Zhang, Jun, Shi, Aili, Wang, Ying, Luo, Long, He, Depeng, Cheng, Nan, Liu, Tiejun, Cui, Xiaohu, You
Format: Artikel
Sprache:eng
Schlagworte:
Bandwidth
CMOS
CMOS integrated circuits
Design methodology
low noise amplifier
mixer
power amplifer
Radio frequency
transceiver
Transceivers
Transistors
Wireless networks
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:With more than 40 years Moore scaling, the speed of CMOS transistors is around 100 GHz. Such fact makes it possible to realize mm-wave circuits in CMOS. However, with the target of achieving broadband and power-efficient operation, 60 GHz CMOS RF transceiver faces severe challenges. After reviewing the technology issues, regarding the 60 GHz applications, this paper discusses design challenges both from the system and the building block levels, and also presents some simulated or measured circuits results.
ISSN:1673-5447
DOI:10.1109/CC.2014.6879001