Monolithic retimed receiver array with dynamic reference level comparator for 4/spl times/2 Gb/s synchronous optical data link

Monolithic retimed receiver array with dynamic reference level comparator for 4/spl times/2 Gb/s synchronous optical data link

A DC-coupled 4-channel synchronous optical receiver with 8-Gb/s aggregate throughput has been designed using a monolithic silicon bipolar IC and an InGaAs p-i-n photodiode array. Each channel employs a positive feedback structure to dynamically generate threshold voltage in the decision which enable...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE photonics technology letters 1997-01, Vol.9 (1), p.82-84
Hauptverfasser: Ramakrishnan, V., Albers, J.N., Nottenburg, R.N., Hillery, W.J.
Format: Artikel
Sprache:eng
Schlagworte:
Aggregates
Bipolar integrated circuits
Optical arrays
Optical design
Optical feedback
Optical receivers
Photonic integrated circuits
Silicon
Threshold voltage
Throughput
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A DC-coupled 4-channel synchronous optical receiver with 8-Gb/s aggregate throughput has been designed using a monolithic silicon bipolar IC and an InGaAs p-i-n photodiode array. Each channel employs a positive feedback structure to dynamically generate threshold voltage in the decision which enables single-ended-to-differential signal conversion without coupling capacitors or reference voltage subcircuits. Power dissipation is 865 mW at -5.5 V supply voltage.
ISSN:1041-1135
1941-0174
DOI:10.1109/68.554508