Characterization of PCB plated-through-hole reliability using statistical analysis

Various test methods are used to characterize PCB plated-through-hole reliability. One such method is the interconnect stress test. The results from this test are often used to qualify PCB materials and or fabricators. This paper will discuss how certain statistical analysis techniques may be used t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Circuit world 2005-03, Vol.31 (1), p.8-15
1. Verfasser: Tardibuono, Mark J.
Format: Artikel
Sprache:eng
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 15
container_issue 1
container_start_page 8
container_title Circuit world
container_volume 31
creator Tardibuono, Mark J.
description Various test methods are used to characterize PCB plated-through-hole reliability. One such method is the interconnect stress test. The results from this test are often used to qualify PCB materials and or fabricators. This paper will discuss how certain statistical analysis techniques may be used to decipher the results, and predict capabilities of PCB materials and or processes.
doi_str_mv 10.1108/03056120510553176
format Article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_crossref_primary_10_1108_03056120510553176</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>28214042</sourcerecordid><originalsourceid>FETCH-LOGICAL-c298t-7d4c64225bb228a0b13341c8f7a6cd632e4c5344235a0f7e57e023263a87d70e3</originalsourceid><addsrcrecordid>eNqNkEtLxDAUhYMoOI7-AHddubJ6845LLb5AUETBXUnTdBrJtDVJF-Ovt8OIm1FwdRf3-86Bg9AxhjOMQZ0DBS4wAY6Bc4ql2EEzLLnKBZC3XTRb__M1sI8OYnwHAMoJnqHnotVBm2SD-9TJ9V3WN9lTcZUNXidb56kN_bho87b3NgvWO10579IqG6PrFllMkxSTM9pnutN-FV08RHuN9tEefd85er25finu8ofH2_vi8iE35EKlXNbMCEYIrypClIYKU8qwUY3UwtSCEssMp4wRyjU00nJpgVAiqFaylmDpHJ1scofQf4w2pnLporHe6872YyyJYkpM-f8ACWYwFc0R3oAm9DEG25RDcEsdViWGcj1zuTXz5JxuHLu0Qfv6R9lCy6FuJhx-x_9u-AKPl4q6</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>28214042</pqid></control><display><type>article</type><title>Characterization of PCB plated-through-hole reliability using statistical analysis</title><source>Emerald A-Z Current Journals</source><creator>Tardibuono, Mark J.</creator><creatorcontrib>Tardibuono, Mark J.</creatorcontrib><description>Various test methods are used to characterize PCB plated-through-hole reliability. One such method is the interconnect stress test. The results from this test are often used to qualify PCB materials and or fabricators. This paper will discuss how certain statistical analysis techniques may be used to decipher the results, and predict capabilities of PCB materials and or processes.</description><identifier>ISSN: 0305-6120</identifier><identifier>EISSN: 1758-602X</identifier><identifier>EISSN: 0305-6120</identifier><identifier>DOI: 10.1108/03056120510553176</identifier><language>eng</language><publisher>Emerald Group Publishing Limited</publisher><ispartof>Circuit world, 2005-03, Vol.31 (1), p.8-15</ispartof><rights>Emerald Group Publishing Limited</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c298t-7d4c64225bb228a0b13341c8f7a6cd632e4c5344235a0f7e57e023263a87d70e3</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://www.emerald.com/insight/content/doi/10.1108/03056120510553176/full/pdf$$EPDF$$P50$$Gemerald$$H</linktopdf><linktohtml>$$Uhttps://www.emerald.com/insight/content/doi/10.1108/03056120510553176/full/html$$EHTML$$P50$$Gemerald$$H</linktohtml><link.rule.ids>314,780,784,967,11635,27924,27925,52686,52689</link.rule.ids></links><search><creatorcontrib>Tardibuono, Mark J.</creatorcontrib><title>Characterization of PCB plated-through-hole reliability using statistical analysis</title><title>Circuit world</title><description>Various test methods are used to characterize PCB plated-through-hole reliability. One such method is the interconnect stress test. The results from this test are often used to qualify PCB materials and or fabricators. This paper will discuss how certain statistical analysis techniques may be used to decipher the results, and predict capabilities of PCB materials and or processes.</description><issn>0305-6120</issn><issn>1758-602X</issn><issn>0305-6120</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2005</creationdate><recordtype>article</recordtype><recordid>eNqNkEtLxDAUhYMoOI7-AHddubJ6845LLb5AUETBXUnTdBrJtDVJF-Ovt8OIm1FwdRf3-86Bg9AxhjOMQZ0DBS4wAY6Bc4ql2EEzLLnKBZC3XTRb__M1sI8OYnwHAMoJnqHnotVBm2SD-9TJ9V3WN9lTcZUNXidb56kN_bho87b3NgvWO10579IqG6PrFllMkxSTM9pnutN-FV08RHuN9tEefd85er25finu8ofH2_vi8iE35EKlXNbMCEYIrypClIYKU8qwUY3UwtSCEssMp4wRyjU00nJpgVAiqFaylmDpHJ1scofQf4w2pnLporHe6872YyyJYkpM-f8ACWYwFc0R3oAm9DEG25RDcEsdViWGcj1zuTXz5JxuHLu0Qfv6R9lCy6FuJhx-x_9u-AKPl4q6</recordid><startdate>20050301</startdate><enddate>20050301</enddate><creator>Tardibuono, Mark J.</creator><general>Emerald Group Publishing Limited</general><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>F28</scope><scope>FR3</scope><scope>L7M</scope></search><sort><creationdate>20050301</creationdate><title>Characterization of PCB plated-through-hole reliability using statistical analysis</title><author>Tardibuono, Mark J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c298t-7d4c64225bb228a0b13341c8f7a6cd632e4c5344235a0f7e57e023263a87d70e3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2005</creationdate><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Tardibuono, Mark J.</creatorcontrib><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>Circuit world</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Tardibuono, Mark J.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Characterization of PCB plated-through-hole reliability using statistical analysis</atitle><jtitle>Circuit world</jtitle><date>2005-03-01</date><risdate>2005</risdate><volume>31</volume><issue>1</issue><spage>8</spage><epage>15</epage><pages>8-15</pages><issn>0305-6120</issn><eissn>1758-602X</eissn><eissn>0305-6120</eissn><abstract>Various test methods are used to characterize PCB plated-through-hole reliability. One such method is the interconnect stress test. The results from this test are often used to qualify PCB materials and or fabricators. This paper will discuss how certain statistical analysis techniques may be used to decipher the results, and predict capabilities of PCB materials and or processes.</abstract><pub>Emerald Group Publishing Limited</pub><doi>10.1108/03056120510553176</doi><tpages>8</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0305-6120
ispartof Circuit world, 2005-03, Vol.31 (1), p.8-15
issn 0305-6120
1758-602X
0305-6120
language eng
recordid cdi_crossref_primary_10_1108_03056120510553176
source Emerald A-Z Current Journals
title Characterization of PCB plated-through-hole reliability using statistical analysis
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T18%3A09%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Characterization%20of%20PCB%20plated-through-hole%20reliability%20using%20statistical%20analysis&rft.jtitle=Circuit%20world&rft.au=Tardibuono,%20Mark%20J.&rft.date=2005-03-01&rft.volume=31&rft.issue=1&rft.spage=8&rft.epage=15&rft.pages=8-15&rft.issn=0305-6120&rft.eissn=1758-602X&rft_id=info:doi/10.1108/03056120510553176&rft_dat=%3Cproquest_cross%3E28214042%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=28214042&rft_id=info:pmid/&rfr_iscdi=true