Accurate measurement of electric potentials in biased GaAs compound semiconductors by phase-shifting electron holography
We measured the innate electric potentials in biased p- and n-type GaAs and the built-in potential with high accuracy and precision by applying in situ phase-shifting electron holography to a wedge-shaped GaAs specimen. Abstract The innate electric potentials in biased p- and n-type GaAs compound se...
Gespeichert in:
Veröffentlicht in: | Microscopy 2019-04, Vol.68 (2), p.159-166 |
---|---|
Hauptverfasser: | , , , , , , , , |
Format: | Artikel |
Sprache: | eng |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | We measured the innate electric potentials in biased p- and n-type GaAs and the built-in potential with high accuracy and precision by applying in situ phase-shifting electron holography to a wedge-shaped GaAs specimen.
Abstract
The innate electric potentials in biased p- and n-type GaAs compound semiconductors and the built-in potential were successfully measured with high accuracy and precision by applying in situ phase-shifting electron holography to a wedge-shaped GaAs specimen. A cryo-focused-ion-beam system was used to prepare the 35°-wedge-shaped specimen with smooth surfaces for a precise measurement. The specimen was biased in a transmission electron microscope, and holograms with high-contrast interference fringes were recorded for the phase-shifting method. A clear phase image around the p–n junction was reconstructed even in a thick region (thickness of ~700 nm) at a spatial resolution of 1 nm and precision of 0.01 rad. The innate electric potentials of the unbiased p- and n-type layers were measured to be 12.96 ± 0.17 V and 14.43 ± 0.19 V, respectively. The built-in potential was determined to be 1.48 ± 0.02 V. In addition, the in situ biasing measurement revealed that the measured electric-potential difference between the p and n regions changed by an amount equal to the voltage applied to the specimen, which indicates that all of the external voltage was applied to the p–n junction and that no voltage loss occurred at the other regions. |
---|---|
ISSN: | 2050-5698 2050-5701 |
DOI: | 10.1093/jmicro/dfy131 |