Active junction isolation for smart power integrated circuits

Active junction isolation for smart power integrated circuits

A structure for the isolation of power transistors from (CMOS) control circuitry used in smart power integrated circuits is proposed. This negative feedback activated junction isolation is compatible with standard CMOS technology.

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Applied physics letters 2004-06, Vol.84 (25), p.5148-5149
Hauptverfasser: Starke, T. K. H., Igic, P. M., Holland, P. M., Hussain, S., Jamal, W. M., Mawby, P. A.
Format: Artikel
Sprache:eng
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A structure for the isolation of power transistors from (CMOS) control circuitry used in smart power integrated circuits is proposed. This negative feedback activated junction isolation is compatible with standard CMOS technology.
ISSN:0003-6951
1077-3118
DOI:10.1063/1.1765731