High-speed, electronically shuttered solid-state imager technology (invited)

Electronically shuttered solid-state imagers are being developed for high-speed imaging applications. A 5  cm ×5  cm , 512×512 -element, multiframe charge-coupled device (CCD) imager has been fabricated for the Los Alamos National Laboratory DARHT facility that collects four sequential image frames...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Review of Scientific Instruments 2003-03, Vol.74 (3), p.2027-2031
Hauptverfasser: Reich, R. K., Rathman, D. D., O’Mara, D. M., Young, D. J., Loomis, A. H., Kohler, E. J., Osgood, R. M., Murphy, R. A., Rose, M., Berger, R., Watson, S. A., Ulibarri, M. D., Perry, T., Kosicki, B. B.
Format: Artikel
Sprache:eng
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Electronically shuttered solid-state imagers are being developed for high-speed imaging applications. A 5  cm ×5  cm , 512×512 -element, multiframe charge-coupled device (CCD) imager has been fabricated for the Los Alamos National Laboratory DARHT facility that collects four sequential image frames at megahertz rates. To operate at fast frame rates with high sensitivity, the imager uses an electronic shutter technology designed for back-illuminated CCDs. The design concept and test results are described for the burst-frame-rate imager. Also discussed is an evolving solid-state imager technology that has interesting characteristics for creating large-format x-ray detectors with short integration times (100 ps to 1 ns). Proposed device architectures use CMOS technology for high speed sampling (tens of picoseconds transistor switching times). Techniques for parallel clock distribution, that triggers the sampling of x-ray photoelectrons, will be described that exploit features of CMOS technology.
ISSN:0034-6748
1089-7623
DOI:10.1063/1.1535250