Digital excess loop delay compensation technique with embedded truncator for continuous-time delta–sigma modulators

A novel implementation is proposed to relax the specifications of the internal feedback path for a continuous-time delta–sigma modulator. A truncator is embedded into the digital excess loop delay (ELD) compensation path. Thermometer-coded truncation is achieved by re-ordering the reference voltages...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Electronics letters 2016-01, Vol.52 (1), p.20-21
Hauptverfasser: He, Tao, Zhang, Yi, Temes, Gabor C
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A novel implementation is proposed to relax the specifications of the internal feedback path for a continuous-time delta–sigma modulator. A truncator is embedded into the digital excess loop delay (ELD) compensation path. Thermometer-coded truncation is achieved by re-ordering the reference voltages of the internal quantiser. This requires only a small amount of extra digital circuitry compared to the conventional digital ELD compensation. The digital encoder controlling the digital-to-analogue converter is simple, and it only introduces a small ELD.
ISSN:0013-5194
1350-911X
1350-911X
DOI:10.1049/el.2015.1595