Low-temperature deuterium annealing to improve performance and reliability in a MOSFET

•Low-temperature deuterium (D2) annealing (LTDA) to improve performances and reliability of a MOSFET.•Reducing a thermal budget especially in the backend-of-the-line (BEOL).•Quantitative analysis for improvement of electrical performance.•Profiling of D2 by secondary ion mass spectrometry (SIMS). Lo...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Solid-state electronics 2022-11, Vol.197, p.108421, Article 108421
Hauptverfasser: Yu, Ji-Man, Wang, Dong-Hyun, Ku, Ja-Yun, Han, Joon-Kyu, Jung, Dae-Han, Park, Jun-Young, Choi, Yang-Kyu
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:•Low-temperature deuterium (D2) annealing (LTDA) to improve performances and reliability of a MOSFET.•Reducing a thermal budget especially in the backend-of-the-line (BEOL).•Quantitative analysis for improvement of electrical performance.•Profiling of D2 by secondary ion mass spectrometry (SIMS). Low-temperature deuterium (D2) annealing (LTDA) is applied to improve performances and reliability of a MOSFET. The LTDA is performed at 300 °C, which is at least 100 °C lower than the widely used temperature of forming gas annealing (FGA) with H2, which contributes to reducing a thermal budget especially in the backend-of-the-line (BEOL). DC performances, such as subthreshold slope (SS), threshold voltage (VTH), and on-current (ION) were statistically compared in cases with and without the LTDA to evaluate their improvements. Profiling of D2 by secondary ion mass spectrometry (SIMS) supports that D2 can permeate a gate oxide and passivate dangling bonds and traps near the interface of the SiO2-Si channel. Therefore ION, SS, and VTH were improved, gate leakage current (IG) was reduced, and immunity to positive bias stress (PBS) became better.
ISSN:0038-1101
1879-2405
DOI:10.1016/j.sse.2022.108421