Digital twin based FPGA implementation of FIR filter for multi-bit soft computing error detection and correction for industrial applications

Digital filters are increasingly being used in signal processing areas. The soft errors present in these circuits are found to affect the reliability of the systems such as biomedical and space applications. In this work, fault-tolerant digital finite impulse response (FIR) filters are designed to have the same impulse response that process different input signals and multiple responses with constant input signals using the soft computing approaches. The soft computing approaches used in the proposed FIR filters are Bose–Chaudhuri–Hocquenghem (BCH) code for single error correction and double error correction. The performance of the proposed method is evaluated by considering different FIR filter tap configurations. The Questasim simulator has been used to validate the functionality of the designed modules using a Verilog HDL. The Xilinx Vivado HLx 2018.3 and Artix-7 xc7a200 and Virtex-4 XC4VLX80 FPGA devices have been used for synthesis and implementation. Significant savings up to 28.02% and 21.8%, 26.67% and 26.33% of different field programmable gate array (FPGA) architecture resources like Slices, LUTs, flip-flops, and LUTRAMs for the parallel filters having the same impulse response and different impulse responses, respectively, are achieved as compared to the triple modular redundancy method. The digital parallel FIR filters implemented with FPGA shows effectiveness in terms of correction of single and double errors by employing the BCH code, implementation cost, and protection.