Implementation of a low-cost phase-locked loop clock-recovery module for 40-Gb/s optical receivers

A low‐cost, compact, high‐performance clock‐recovery (CR) module using a new phase‐locked loop (PLL) for 40‐Gb/s optical receivers is successfully designed and implemented. The newly implemented frequency detector in the PLL helps to reduce the current consumption and also extended the frequency‐cap...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Microwave and optical technology letters 2006-02, Vol.48 (2), p.312-315
Hauptverfasser: Woo, Dong Sik, Kim, Kang Wook, Lim, Sang-Kyu, Ko, Jesoo
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A low‐cost, compact, high‐performance clock‐recovery (CR) module using a new phase‐locked loop (PLL) for 40‐Gb/s optical receivers is successfully designed and implemented. The newly implemented frequency detector in the PLL helps to reduce the current consumption and also extended the frequency‐capture range. The implemented PLL clock‐recovery module demonstrates advantages over the conventional open‐loop type clock‐recovery module with a DR filter by significantly improving clock jitter, thus reducing overall module cost, and allowing the possibility of providing a proper clock signal in the case of temporary loss of NRZ input signals. The CR module exhibits error‐free operation during a 30‐min BER test with a time‐division‐multiplexing (TDM) 40‐Gb/s transmission system. © 2005 Wiley Periodicals, Inc. Microwave Opt Technol Lett 48: 312–315, 2006; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.21335
ISSN:0895-2477
1098-2760
DOI:10.1002/mop.21335