High‐Performance Organic Field‐Effect Transistor with Matching Energy‐Band Alignment between Organic Semiconductor and the Charge‐Trapping Dielectric

High‐performance bottom‐gate nonvolatile organic field‐effect transistor (OFET) devices based on a special matching energy‐band alignment between the organic semiconductor pentacene and the charge‐trapping dielectric ZnTe are reported. The lower potential difference between the conduction band minim...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Advanced electronic materials 2019-05, Vol.5 (5), p.n/a
Hauptverfasser: Wang, Yiru, Yang, Youbin, Ding, Ping, Wei, Qi, Gao, Xu, Wang, Suidong, Liu, Chang, Li, Aidong, Yin, Jiang, Xia, Yidong, Liu, Zhiguo
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:High‐performance bottom‐gate nonvolatile organic field‐effect transistor (OFET) devices based on a special matching energy‐band alignment between the organic semiconductor pentacene and the charge‐trapping dielectric ZnTe are reported. The lower potential difference between the conduction band minimum of ZnTe and the lowest unoccupied molecular orbital of pentacene with a weak electron conductivity endows the OFET a memory window of 10 V at an applied sweeping gate‐voltage of ±15 V, a high ION/IOFF ratio of more than 106, and good retention with a high ION/IOFF ratio of 6 × 105 after 104 s. The large memory window of the OFET is attributed to the unique energy‐band alignment of the memory device and the high density of traps in Te‐deficient ZnTe film, and the prominent retention is attributed to the deeply trapped electrons in the potential well formed by Al2O3 tunneling and blocking layers. By designing a matching potential alignment between the energy bands of the charge‐trapping dielectric and the molecular orbitals of active organic semiconductors, a high performance bottom‐gate nonvolatile organic field‐effect transistor device is achieved. This device exhibits a memory window of 10 V at an applied sweeping gate‐voltage of ±15 V, and good retention after 104 s.
ISSN:2199-160X
2199-160X
DOI:10.1002/aelm.201800865