Low voltage graphene interface engineered organic ferroelectric tunnel junction devices

It has been indicated that the path forward for the widespread usage of ferroelectric (FE) materials may be considerably facilitated through the reduction of programming voltages to on-chip logic compatible values of < 1 V. Obstacles involve issues related to the scaling of the FEs to lower thick...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Natani, S, Khajanji, P, Cheng, L, Eshraghi, K, Zhang, Z, Shipley, W, Tao, A, Bandaru, P. R
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:It has been indicated that the path forward for the widespread usage of ferroelectric (FE) materials may be considerably facilitated through the reduction of programming voltages to on-chip logic compatible values of < 1 V. Obstacles involve issues related to the scaling of the FEs to lower thickness as well as the presence of an interfacial layer (IL) between the high permittivity FE and the substrate -- resulting in wasted voltage across the IL. Here, we show how lower operating voltages along with a higher tunneling electroresistance (TER) could be achieved through IL engineering. We use piezoresponse force microscopy and fabricated ferroelectric tunnel junctions (FTJs) to show that ultra-thin FE films deposited on single layer graphene can exhibit polarization switching at ~ 0.8 V with significant TER.
DOI:10.48550/arxiv.2501.02404