Tejas Simulator : Validation against Hardware

Tejas Simulator : Validation against Hardware

In this report we show results that validate the Tejas architectural simulator against native hardware. We report mean error rates of 11.45% and 18.77% for the SPEC2006 and Splash2 benchmark suites respectively. These error rates are competitive and in most cases better than the numbers reported by...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Sarangi, Smruti R, Kalayappan, Rajshekar, Kallurkar, Prathmesh, Goel, Seep
Format: Artikel
Sprache:eng
Schlagworte:
Computer Science - Hardware Architecture
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:In this report we show results that validate the Tejas architectural simulator against native hardware. We report mean error rates of 11.45% and 18.77% for the SPEC2006 and Splash2 benchmark suites respectively. These error rates are competitive and in most cases better than the numbers reported by other contemporary simulators.
DOI:10.48550/arxiv.1501.07420