ARCHITECTING AND BUILDING HIGH SPEED SOCS design,develop, and debug complex FPGA based systems-on-chip von Maaref, Mounir

lizenzpflichtig

Designing SOCs with configured cores unleashing the Tensilica Xtensa and diamond cores von Leibson, Steve

lizenzpflichtig

Multiprocessor systems on chips

lizenzpflichtig

System level design model with re-use of system IP

URL des Erstveröffentlichers

Power systems-on-chip practical aspects of design

FHD01

Electronic System Level Design An Open-Source Approach

Metamodeling-driven IP reuse for SoC integration and microprocessor design von Mathaikutty, Deepak A.

FAW01
FAW02
Volltext

RFID security techniques, protocols and system-on-chip design

Inhaltsverzeichnis

ESL design and verification a prescription for electronic system-level methodology von Bailey, Brian, Martin, Grant, Piziali, Andrew

Publisher description

Designing SOCs with configured cores unleashing the Tensilica Xtensa and diamond cores von Leibson, Steve

FAW01
Volltext

Designing SOCs with configured cores unleashing the Tensilica Xtensa and diamond cores von Leibson, Steve

Designer's guide to the Cypress PSoC von Ashby, Robert

FLA01
URL des Erstveröffentlichers

Multiprocessor systems on chips

FLA01
URL des Erstveröffentlichers

Networks on chip

Table of contents

Networks on chip

Noise coupling in system-on-chip von Noulis, Thomas

ESL design of object-oriented applications the ODYSSEY approach von Goudarzi, Maziar

FAW01
FAW02

Metamodeling-driven IP reuse for SoC integration and microprocessor design von Mathaikutty, Deepak A.

ESL design and verification a prescription for electronic system-level methodology von Bailey, Brian 1959-

ESL design and verification a prescription for electronic system-level methodology = Electronic system-level design von Bailey, Brian 1959-