Hardware design verification simulation and formal method-based approaches
The Practical, Start-to-Finish Guide to Modern Digital Design Verification As digital logic designs grow larger and more complex, functional verification has become the number one bottleneck in the design process. Reducing verification time is crucial to project success, yet many practicing engineer...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
Upper Saddle River, NJ
Prentice Hall Professional Technical Reference
2005
|
| Schriftenreihe: | Prentice Hall modern semiconductor design series
|
| Schlagworte: | |
| Online-Zugang: | lizenzpflichtig |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
MARC
| LEADER | 00000cam a22000002 4500 | ||
|---|---|---|---|
| 001 | ZDB-30-ORH-047354100 | ||
| 003 | DE-627-1 | ||
| 005 | 20240228114047.0 | ||
| 007 | cr uuu---uuuuu | ||
| 008 | 191023s2005 xx |||||o 00| ||eng c | ||
| 020 | |a 0131433474 |c alk. paper |9 0-13-143347-4 | ||
| 020 | |a 9780131433472 |c alk. paper |9 978-0-13-143347-2 | ||
| 035 | |a (DE-627-1)047354100 | ||
| 035 | |a (DE-599)KEP047354100 | ||
| 035 | |a (ORHE)0131433474 | ||
| 035 | |a (DE-627-1)047354100 | ||
| 040 | |a DE-627 |b ger |c DE-627 |e rda | ||
| 041 | |a eng | ||
| 082 | 0 | |a 621.39/2 |2 22 | |
| 100 | 1 | |a Lam, William K. C. |d 1962- |e VerfasserIn |4 aut | |
| 245 | 1 | 0 | |a Hardware design verification |b simulation and formal method-based approaches |c William K. Lam |
| 264 | 1 | |a Upper Saddle River, NJ |b Prentice Hall Professional Technical Reference |c 2005 | |
| 300 | |a 1 online resource (xxv, 585 pages) |b illustrations | ||
| 336 | |a Text |b txt |2 rdacontent | ||
| 337 | |a Computermedien |b c |2 rdamedia | ||
| 338 | |a Online-Ressource |b cr |2 rdacarrier | ||
| 490 | 0 | |a Prentice Hall modern semiconductor design series | |
| 500 | |a Includes bibliographical references (pages 539-559) and index | ||
| 520 | |a The Practical, Start-to-Finish Guide to Modern Digital Design Verification As digital logic designs grow larger and more complex, functional verification has become the number one bottleneck in the design process. Reducing verification time is crucial to project success, yet many practicing engineers have had little formal training in verification, and little exposure to the newest solutions. Hardware Design Verification systematically presents today's most valuable simulation-based and formal verification techniques, helping test and design engineers choose the best approach for each project, quickly gain confidence in their designs, and move into fabrication far more rapidly. College students will find that coverage of verification principles and common industry practices will help them prepare for jobs as future verification engineers. Author William K. Lam, one of the world's leading experts in design verification, is a recent winner of the Chairman's Award for Innovation, Sun Microsystems' most prestigious technical achievement award. Drawing on his wide-ranging experience, he introduces the foundational principles of verification, presents traditional techniques that have survived the test of time, and introduces emerging techniques for today's most challenging designs. Throughout, Lam emphasizes practical examples rather than mathematical proofs; wherever advanced math is essential, he explains it clearly and accessibly. Coverage includes Simulation-based versus formal verification: advantages, disadvantages, and tradeoffs Coding for verification: functional and timing correctness, syntactical and structure checks, simulation performance, and more Simulator architectures and operations, including event-driven, cycle-based, hybrid, and hardware-based simulators Testbench organization, design, and tools: creating a fast, efficient test environment Test scenarios and assertion: planning, test cases, test generators, commercial and Verilog assertions, and more Ensuring complete coverage, including code, parameters, functions, items, and cross-coverage The verification cycle: failure capture, scope reduction, bug tracking, simulation data dumping, isolation of underlying causes, revision control, regression, release mechanisms, and tape-out criteria An accessible introduction to the mathematics and algorithms of formal verification, from Boolean functions to state-machine equivalence and graph algorithms Decision diagrams, equivalence checking, and symbolic simulation Model checking and symbolic computation Simply put, Hardware Design Verification will help you improve and accelerate your entire verification process--from planning through tape-out--so you can get to market faster with higher quality designs. | ||
| 546 | |a English. | ||
| 650 | 0 | |a Integrated circuits |x Verification | |
| 650 | 4 | |a Circuits intégrés ; Vérification | |
| 650 | 4 | |a Integrated circuits ; Verification | |
| 856 | 4 | 0 | |l TUM01 |p ZDB-30-ORH |q TUM_PDA_ORH |u https://learning.oreilly.com/library/view/-/0131433474/?ar |m X:ORHE |x Aggregator |z lizenzpflichtig |3 Volltext |
| 912 | |a ZDB-30-ORH | ||
| 912 | |a ZDB-30-ORH | ||
| 951 | |a BO | ||
| 912 | |a ZDB-30-ORH | ||
| 049 | |a DE-91 | ||
Datensatz im Suchindex
| DE-BY-TUM_katkey | ZDB-30-ORH-047354100 |
|---|---|
| _version_ | 1818767358265655296 |
| adam_text | |
| any_adam_object | |
| author | Lam, William K. C. 1962- |
| author_facet | Lam, William K. C. 1962- |
| author_role | aut |
| author_sort | Lam, William K. C. 1962- |
| author_variant | w k c l wkc wkcl |
| building | Verbundindex |
| bvnumber | localTUM |
| collection | ZDB-30-ORH |
| ctrlnum | (DE-627-1)047354100 (DE-599)KEP047354100 (ORHE)0131433474 |
| dewey-full | 621.39/2 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/2 |
| dewey-search | 621.39/2 |
| dewey-sort | 3621.39 12 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>04268cam a22004092 4500</leader><controlfield tag="001">ZDB-30-ORH-047354100</controlfield><controlfield tag="003">DE-627-1</controlfield><controlfield tag="005">20240228114047.0</controlfield><controlfield tag="007">cr uuu---uuuuu</controlfield><controlfield tag="008">191023s2005 xx |||||o 00| ||eng c</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0131433474</subfield><subfield code="c">alk. paper</subfield><subfield code="9">0-13-143347-4</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780131433472</subfield><subfield code="c">alk. paper</subfield><subfield code="9">978-0-13-143347-2</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627-1)047354100</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)KEP047354100</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ORHE)0131433474</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627-1)047354100</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/2</subfield><subfield code="2">22</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Lam, William K. C.</subfield><subfield code="d">1962-</subfield><subfield code="e">VerfasserIn</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Hardware design verification</subfield><subfield code="b">simulation and formal method-based approaches</subfield><subfield code="c">William K. Lam</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Upper Saddle River, NJ</subfield><subfield code="b">Prentice Hall Professional Technical Reference</subfield><subfield code="c">2005</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 online resource (xxv, 585 pages)</subfield><subfield code="b">illustrations</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">Computermedien</subfield><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Online-Ressource</subfield><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Prentice Hall modern semiconductor design series</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references (pages 539-559) and index</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">The Practical, Start-to-Finish Guide to Modern Digital Design Verification As digital logic designs grow larger and more complex, functional verification has become the number one bottleneck in the design process. Reducing verification time is crucial to project success, yet many practicing engineers have had little formal training in verification, and little exposure to the newest solutions. Hardware Design Verification systematically presents today's most valuable simulation-based and formal verification techniques, helping test and design engineers choose the best approach for each project, quickly gain confidence in their designs, and move into fabrication far more rapidly. College students will find that coverage of verification principles and common industry practices will help them prepare for jobs as future verification engineers. Author William K. Lam, one of the world's leading experts in design verification, is a recent winner of the Chairman's Award for Innovation, Sun Microsystems' most prestigious technical achievement award. Drawing on his wide-ranging experience, he introduces the foundational principles of verification, presents traditional techniques that have survived the test of time, and introduces emerging techniques for today's most challenging designs. Throughout, Lam emphasizes practical examples rather than mathematical proofs; wherever advanced math is essential, he explains it clearly and accessibly. Coverage includes Simulation-based versus formal verification: advantages, disadvantages, and tradeoffs Coding for verification: functional and timing correctness, syntactical and structure checks, simulation performance, and more Simulator architectures and operations, including event-driven, cycle-based, hybrid, and hardware-based simulators Testbench organization, design, and tools: creating a fast, efficient test environment Test scenarios and assertion: planning, test cases, test generators, commercial and Verilog assertions, and more Ensuring complete coverage, including code, parameters, functions, items, and cross-coverage The verification cycle: failure capture, scope reduction, bug tracking, simulation data dumping, isolation of underlying causes, revision control, regression, release mechanisms, and tape-out criteria An accessible introduction to the mathematics and algorithms of formal verification, from Boolean functions to state-machine equivalence and graph algorithms Decision diagrams, equivalence checking, and symbolic simulation Model checking and symbolic computation Simply put, Hardware Design Verification will help you improve and accelerate your entire verification process--from planning through tape-out--so you can get to market faster with higher quality designs.</subfield></datafield><datafield tag="546" ind1=" " ind2=" "><subfield code="a">English.</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Integrated circuits</subfield><subfield code="x">Verification</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés ; Vérification</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits ; Verification</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="l">TUM01</subfield><subfield code="p">ZDB-30-ORH</subfield><subfield code="q">TUM_PDA_ORH</subfield><subfield code="u">https://learning.oreilly.com/library/view/-/0131433474/?ar</subfield><subfield code="m">X:ORHE</subfield><subfield code="x">Aggregator</subfield><subfield code="z">lizenzpflichtig</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-30-ORH</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-30-ORH</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">BO</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-30-ORH</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield></datafield></record></collection> |
| id | ZDB-30-ORH-047354100 |
| illustrated | Illustrated |
| indexdate | 2024-12-18T08:48:37Z |
| institution | BVB |
| isbn | 0131433474 9780131433472 |
| language | English |
| open_access_boolean | |
| owner | DE-91 DE-BY-TUM |
| owner_facet | DE-91 DE-BY-TUM |
| physical | 1 online resource (xxv, 585 pages) illustrations |
| psigel | ZDB-30-ORH |
| publishDate | 2005 |
| publishDateSearch | 2005 |
| publishDateSort | 2005 |
| publisher | Prentice Hall Professional Technical Reference |
| record_format | marc |
| series2 | Prentice Hall modern semiconductor design series |
| spelling | Lam, William K. C. 1962- VerfasserIn aut Hardware design verification simulation and formal method-based approaches William K. Lam Upper Saddle River, NJ Prentice Hall Professional Technical Reference 2005 1 online resource (xxv, 585 pages) illustrations Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier Prentice Hall modern semiconductor design series Includes bibliographical references (pages 539-559) and index The Practical, Start-to-Finish Guide to Modern Digital Design Verification As digital logic designs grow larger and more complex, functional verification has become the number one bottleneck in the design process. Reducing verification time is crucial to project success, yet many practicing engineers have had little formal training in verification, and little exposure to the newest solutions. Hardware Design Verification systematically presents today's most valuable simulation-based and formal verification techniques, helping test and design engineers choose the best approach for each project, quickly gain confidence in their designs, and move into fabrication far more rapidly. College students will find that coverage of verification principles and common industry practices will help them prepare for jobs as future verification engineers. Author William K. Lam, one of the world's leading experts in design verification, is a recent winner of the Chairman's Award for Innovation, Sun Microsystems' most prestigious technical achievement award. Drawing on his wide-ranging experience, he introduces the foundational principles of verification, presents traditional techniques that have survived the test of time, and introduces emerging techniques for today's most challenging designs. Throughout, Lam emphasizes practical examples rather than mathematical proofs; wherever advanced math is essential, he explains it clearly and accessibly. Coverage includes Simulation-based versus formal verification: advantages, disadvantages, and tradeoffs Coding for verification: functional and timing correctness, syntactical and structure checks, simulation performance, and more Simulator architectures and operations, including event-driven, cycle-based, hybrid, and hardware-based simulators Testbench organization, design, and tools: creating a fast, efficient test environment Test scenarios and assertion: planning, test cases, test generators, commercial and Verilog assertions, and more Ensuring complete coverage, including code, parameters, functions, items, and cross-coverage The verification cycle: failure capture, scope reduction, bug tracking, simulation data dumping, isolation of underlying causes, revision control, regression, release mechanisms, and tape-out criteria An accessible introduction to the mathematics and algorithms of formal verification, from Boolean functions to state-machine equivalence and graph algorithms Decision diagrams, equivalence checking, and symbolic simulation Model checking and symbolic computation Simply put, Hardware Design Verification will help you improve and accelerate your entire verification process--from planning through tape-out--so you can get to market faster with higher quality designs. English. Integrated circuits Verification Circuits intégrés ; Vérification Integrated circuits ; Verification TUM01 ZDB-30-ORH TUM_PDA_ORH https://learning.oreilly.com/library/view/-/0131433474/?ar X:ORHE Aggregator lizenzpflichtig Volltext |
| spellingShingle | Lam, William K. C. 1962- Hardware design verification simulation and formal method-based approaches Integrated circuits Verification Circuits intégrés ; Vérification Integrated circuits ; Verification |
| title | Hardware design verification simulation and formal method-based approaches |
| title_auth | Hardware design verification simulation and formal method-based approaches |
| title_exact_search | Hardware design verification simulation and formal method-based approaches |
| title_full | Hardware design verification simulation and formal method-based approaches William K. Lam |
| title_fullStr | Hardware design verification simulation and formal method-based approaches William K. Lam |
| title_full_unstemmed | Hardware design verification simulation and formal method-based approaches William K. Lam |
| title_short | Hardware design verification |
| title_sort | hardware design verification simulation and formal method based approaches |
| title_sub | simulation and formal method-based approaches |
| topic | Integrated circuits Verification Circuits intégrés ; Vérification Integrated circuits ; Verification |
| topic_facet | Integrated circuits Verification Circuits intégrés ; Vérification Integrated circuits ; Verification |
| url | https://learning.oreilly.com/library/view/-/0131433474/?ar |
| work_keys_str_mv | AT lamwilliamkc hardwaredesignverificationsimulationandformalmethodbasedapproaches |