ASIC System Design with VHDL: A Paradigm

Beginning in the mid 1980's, VLSI technology had begun to advance in two directions. Pushing the limit of integration, ULSI (Ultra Large Scale Integration) represents the frontier of the semiconductor processing technology in the campaign to conquer the submicron realm. The application of ULSI,...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Leung, Steven S. (VerfasserIn), Shanblatt, Michael A. (VerfasserIn)
Format: Elektronisch E-Book
Sprache:English
Veröffentlicht: Boston, MA Springer US 1989
Schriftenreihe:The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing 75
Schlagworte:
Online-Zugang:DE-634
URL des Erstveröffentlichers
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!

MARC

LEADER 00000nam a2200000zcb4500
001 BV045187039
003 DE-604
005 00000000000000.0
007 cr|uuu---uuuuu
008 180912s1989 xx o|||| 00||| eng d
020 |a 9781461564737  |9 978-1-4615-6473-7 
024 7 |a 10.1007/978-1-4615-6473-7  |2 doi 
035 |a (ZDB-2-ENG)978-1-4615-6473-7 
035 |a (OCoLC)1053845147 
035 |a (DE-599)BVBBV045187039 
040 |a DE-604  |b ger  |e aacr 
041 0 |a eng 
049 |a DE-634 
082 0 |a 621.3815  |2 23 
100 1 |a Leung, Steven S.  |e Verfasser  |4 aut 
245 1 0 |a ASIC System Design with VHDL: A Paradigm  |c by Steven S. Leung, Michael A. Shanblatt 
264 1 |a Boston, MA  |b Springer US  |c 1989 
300 |a 1 Online-Ressource (232 p. 20 illus) 
336 |b txt  |2 rdacontent 
337 |b c  |2 rdamedia 
338 |b cr  |2 rdacarrier 
490 0 |a The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing  |v 75 
520 |a Beginning in the mid 1980's, VLSI technology had begun to advance in two directions. Pushing the limit of integration, ULSI (Ultra Large Scale Integration) represents the frontier of the semiconductor processing technology in the campaign to conquer the submicron realm. The application of ULSI, however, is at present largely confined in the area of memory designs, and as such, its impact on traditional, microprocessor-based system design is modest. If advancement in this direction is merely a natural extrapolation from the previous integration generations, then the rise of ASIC (Application-Specific Integrated Circuit) is an unequivocal signal that a directional change in the discipline of system design is in effect. In contrast to ULSI, ASIC employs only well proven technology, and hence is usually at least one generation behind the most advanced processing technology. In spite of this apparent disadvantage, ASIC has become the mainstream of VLSI design and the technology base of numerous entrepreneurial opportunities ranging from PC clones to supercomputers. Unlike ULSI whose complexity can be hidden inside a memory chip or a standard component and thus can be accommodated by traditional system design methods, ASIC requires system designers to master a much larger body of knowledge spanning from processing technology and circuit techniques to architecture principles and algorithm characteristics. Integrating knowledge in these various areas has become the precondition for integrating devices and functions into an ASIC chip in a market-oriented environment. But knowledge is of two kinds 
650 4 |a Engineering 
650 4 |a Circuits and Systems 
650 4 |a Electrical Engineering 
650 4 |a Control, Robotics, Mechatronics 
650 4 |a Computer Hardware 
650 4 |a Engineering 
650 4 |a Computer hardware 
650 4 |a Control engineering 
650 4 |a Robotics 
650 4 |a Mechatronics 
650 4 |a Electrical engineering 
650 4 |a Electronic circuits 
650 0 7 |a Architektur  |g Informatik  |0 (DE-588)4139374-0  |2 gnd  |9 rswk-swf 
650 0 7 |a Kundenspezifische Schaltung  |0 (DE-588)4122250-7  |2 gnd  |9 rswk-swf 
650 0 7 |a Design  |0 (DE-588)4011510-0  |2 gnd  |9 rswk-swf 
650 0 7 |a VHDL  |0 (DE-588)4254792-1  |2 gnd  |9 rswk-swf 
650 0 7 |a Hardwarebeschreibungssprache  |0 (DE-588)4159102-1  |2 gnd  |9 rswk-swf 
689 0 0 |a Kundenspezifische Schaltung  |0 (DE-588)4122250-7  |D s 
689 0 1 |a VHDL  |0 (DE-588)4254792-1  |D s 
689 0 |8 1\p  |5 DE-604 
689 1 0 |a Hardwarebeschreibungssprache  |0 (DE-588)4159102-1  |D s 
689 1 |8 2\p  |5 DE-604 
689 2 0 |a Architektur  |g Informatik  |0 (DE-588)4139374-0  |D s 
689 2 |8 3\p  |5 DE-604 
689 3 0 |a Design  |0 (DE-588)4011510-0  |D s 
689 3 |8 4\p  |5 DE-604 
700 1 |a Shanblatt, Michael A.  |4 aut 
776 0 8 |i Erscheint auch als  |n Druck-Ausgabe  |z 9781461564751 
856 4 0 |u https://doi.org/10.1007/978-1-4615-6473-7  |x Verlag  |z URL des Erstveröffentlichers  |3 Volltext 
912 |a ZDB-2-ENG 
940 1 |q ZDB-2-ENG_Archiv 
883 1 |8 1\p  |a cgwrk  |d 20201028  |q DE-101  |u https://d-nb.info/provenance/plan#cgwrk 
883 1 |8 2\p  |a cgwrk  |d 20201028  |q DE-101  |u https://d-nb.info/provenance/plan#cgwrk 
883 1 |8 3\p  |a cgwrk  |d 20201028  |q DE-101  |u https://d-nb.info/provenance/plan#cgwrk 
883 1 |8 4\p  |a cgwrk  |d 20201028  |q DE-101  |u https://d-nb.info/provenance/plan#cgwrk 
943 1 |a oai:aleph.bib-bvb.de:BVB01-030576217 
966 e |u https://doi.org/10.1007/978-1-4615-6473-7  |l DE-634  |p ZDB-2-ENG  |q ZDB-2-ENG_Archiv  |x Verlag  |3 Volltext 

Datensatz im Suchindex

_version_ 1819303583066095616
any_adam_object
author Leung, Steven S.
Shanblatt, Michael A.
author_facet Leung, Steven S.
Shanblatt, Michael A.
author_role aut
aut
author_sort Leung, Steven S.
author_variant s s l ss ssl
m a s ma mas
building Verbundindex
bvnumber BV045187039
collection ZDB-2-ENG
ctrlnum (ZDB-2-ENG)978-1-4615-6473-7
(OCoLC)1053845147
(DE-599)BVBBV045187039
dewey-full 621.3815
dewey-hundreds 600 - Technology (Applied sciences)
dewey-ones 621 - Applied physics
dewey-raw 621.3815
dewey-search 621.3815
dewey-sort 3621.3815
dewey-tens 620 - Engineering and allied operations
discipline Elektrotechnik / Elektronik / Nachrichtentechnik
doi_str_mv 10.1007/978-1-4615-6473-7
format Electronic
eBook
fullrecord <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>04549nam a2200745zcb4500</leader><controlfield tag="001">BV045187039</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">180912s1989 xx o|||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781461564737</subfield><subfield code="9">978-1-4615-6473-7</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/978-1-4615-6473-7</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-2-ENG)978-1-4615-6473-7</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1053845147</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045187039</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-634</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">23</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Leung, Steven S.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">ASIC System Design with VHDL: A Paradigm</subfield><subfield code="c">by Steven S. Leung, Michael A. Shanblatt</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston, MA</subfield><subfield code="b">Springer US</subfield><subfield code="c">1989</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (232 p. 20 illus)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing</subfield><subfield code="v">75</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Beginning in the mid 1980's, VLSI technology had begun to advance in two directions. Pushing the limit of integration, ULSI (Ultra Large Scale Integration) represents the frontier of the semiconductor processing technology in the campaign to conquer the submicron realm. The application of ULSI, however, is at present largely confined in the area of memory designs, and as such, its impact on traditional, microprocessor-based system design is modest. If advancement in this direction is merely a natural extrapolation from the previous integration generations, then the rise of ASIC (Application-Specific Integrated Circuit) is an unequivocal signal that a directional change in the discipline of system design is in effect. In contrast to ULSI, ASIC employs only well proven technology, and hence is usually at least one generation behind the most advanced processing technology. In spite of this apparent disadvantage, ASIC has become the mainstream of VLSI design and the technology base of numerous entrepreneurial opportunities ranging from PC clones to supercomputers. Unlike ULSI whose complexity can be hidden inside a memory chip or a standard component and thus can be accommodated by traditional system design methods, ASIC requires system designers to master a much larger body of knowledge spanning from processing technology and circuit techniques to architecture principles and algorithm characteristics. Integrating knowledge in these various areas has become the precondition for integrating devices and functions into an ASIC chip in a market-oriented environment. But knowledge is of two kinds</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits and Systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Control, Robotics, Mechatronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer Hardware</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer hardware</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Control engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Robotics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Mechatronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic circuits</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Architektur</subfield><subfield code="g">Informatik</subfield><subfield code="0">(DE-588)4139374-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Kundenspezifische Schaltung</subfield><subfield code="0">(DE-588)4122250-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Design</subfield><subfield code="0">(DE-588)4011510-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardwarebeschreibungssprache</subfield><subfield code="0">(DE-588)4159102-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Kundenspezifische Schaltung</subfield><subfield code="0">(DE-588)4122250-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Hardwarebeschreibungssprache</subfield><subfield code="0">(DE-588)4159102-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="2" ind2="0"><subfield code="a">Architektur</subfield><subfield code="g">Informatik</subfield><subfield code="0">(DE-588)4139374-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2=" "><subfield code="8">3\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="3" ind2="0"><subfield code="a">Design</subfield><subfield code="0">(DE-588)4011510-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2=" "><subfield code="8">4\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Shanblatt, Michael A.</subfield><subfield code="4">aut</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9781461564751</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/978-1-4615-6473-7</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-ENG</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">ZDB-2-ENG_Archiv</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">3\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">4\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030576217</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4615-6473-7</subfield><subfield code="l">DE-634</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_Archiv</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection>
id DE-604.BV045187039
illustrated Not Illustrated
indexdate 2024-12-24T06:51:40Z
institution BVB
isbn 9781461564737
language English
oai_aleph_id oai:aleph.bib-bvb.de:BVB01-030576217
oclc_num 1053845147
open_access_boolean
owner DE-634
owner_facet DE-634
physical 1 Online-Ressource (232 p. 20 illus)
psigel ZDB-2-ENG
ZDB-2-ENG_Archiv
ZDB-2-ENG ZDB-2-ENG_Archiv
publishDate 1989
publishDateSearch 1989
publishDateSort 1989
publisher Springer US
record_format marc
series2 The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing
spelling Leung, Steven S. Verfasser aut
ASIC System Design with VHDL: A Paradigm by Steven S. Leung, Michael A. Shanblatt
Boston, MA Springer US 1989
1 Online-Ressource (232 p. 20 illus)
txt rdacontent
c rdamedia
cr rdacarrier
The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing 75
Beginning in the mid 1980's, VLSI technology had begun to advance in two directions. Pushing the limit of integration, ULSI (Ultra Large Scale Integration) represents the frontier of the semiconductor processing technology in the campaign to conquer the submicron realm. The application of ULSI, however, is at present largely confined in the area of memory designs, and as such, its impact on traditional, microprocessor-based system design is modest. If advancement in this direction is merely a natural extrapolation from the previous integration generations, then the rise of ASIC (Application-Specific Integrated Circuit) is an unequivocal signal that a directional change in the discipline of system design is in effect. In contrast to ULSI, ASIC employs only well proven technology, and hence is usually at least one generation behind the most advanced processing technology. In spite of this apparent disadvantage, ASIC has become the mainstream of VLSI design and the technology base of numerous entrepreneurial opportunities ranging from PC clones to supercomputers. Unlike ULSI whose complexity can be hidden inside a memory chip or a standard component and thus can be accommodated by traditional system design methods, ASIC requires system designers to master a much larger body of knowledge spanning from processing technology and circuit techniques to architecture principles and algorithm characteristics. Integrating knowledge in these various areas has become the precondition for integrating devices and functions into an ASIC chip in a market-oriented environment. But knowledge is of two kinds
Engineering
Circuits and Systems
Electrical Engineering
Control, Robotics, Mechatronics
Computer Hardware
Computer hardware
Control engineering
Robotics
Mechatronics
Electrical engineering
Electronic circuits
Architektur Informatik (DE-588)4139374-0 gnd rswk-swf
Kundenspezifische Schaltung (DE-588)4122250-7 gnd rswk-swf
Design (DE-588)4011510-0 gnd rswk-swf
VHDL (DE-588)4254792-1 gnd rswk-swf
Hardwarebeschreibungssprache (DE-588)4159102-1 gnd rswk-swf
Kundenspezifische Schaltung (DE-588)4122250-7 s
VHDL (DE-588)4254792-1 s
1\p DE-604
Hardwarebeschreibungssprache (DE-588)4159102-1 s
2\p DE-604
Architektur Informatik (DE-588)4139374-0 s
3\p DE-604
Design (DE-588)4011510-0 s
4\p DE-604
Shanblatt, Michael A. aut
Erscheint auch als Druck-Ausgabe 9781461564751
https://doi.org/10.1007/978-1-4615-6473-7 Verlag URL des Erstveröffentlichers Volltext
1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk
2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk
3\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk
4\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk
spellingShingle Leung, Steven S.
Shanblatt, Michael A.
ASIC System Design with VHDL: A Paradigm
Engineering
Circuits and Systems
Electrical Engineering
Control, Robotics, Mechatronics
Computer Hardware
Computer hardware
Control engineering
Robotics
Mechatronics
Electrical engineering
Electronic circuits
Architektur Informatik (DE-588)4139374-0 gnd
Kundenspezifische Schaltung (DE-588)4122250-7 gnd
Design (DE-588)4011510-0 gnd
VHDL (DE-588)4254792-1 gnd
Hardwarebeschreibungssprache (DE-588)4159102-1 gnd
subject_GND (DE-588)4139374-0
(DE-588)4122250-7
(DE-588)4011510-0
(DE-588)4254792-1
(DE-588)4159102-1
title ASIC System Design with VHDL: A Paradigm
title_auth ASIC System Design with VHDL: A Paradigm
title_exact_search ASIC System Design with VHDL: A Paradigm
title_full ASIC System Design with VHDL: A Paradigm by Steven S. Leung, Michael A. Shanblatt
title_fullStr ASIC System Design with VHDL: A Paradigm by Steven S. Leung, Michael A. Shanblatt
title_full_unstemmed ASIC System Design with VHDL: A Paradigm by Steven S. Leung, Michael A. Shanblatt
title_short ASIC System Design with VHDL: A Paradigm
title_sort asic system design with vhdl a paradigm
topic Engineering
Circuits and Systems
Electrical Engineering
Control, Robotics, Mechatronics
Computer Hardware
Computer hardware
Control engineering
Robotics
Mechatronics
Electrical engineering
Electronic circuits
Architektur Informatik (DE-588)4139374-0 gnd
Kundenspezifische Schaltung (DE-588)4122250-7 gnd
Design (DE-588)4011510-0 gnd
VHDL (DE-588)4254792-1 gnd
Hardwarebeschreibungssprache (DE-588)4159102-1 gnd
topic_facet Engineering
Circuits and Systems
Electrical Engineering
Control, Robotics, Mechatronics
Computer Hardware
Computer hardware
Control engineering
Robotics
Mechatronics
Electrical engineering
Electronic circuits
Architektur Informatik
Kundenspezifische Schaltung
Design
VHDL
Hardwarebeschreibungssprache
url https://doi.org/10.1007/978-1-4615-6473-7
work_keys_str_mv AT leungstevens asicsystemdesignwithvhdlaparadigm
AT shanblattmichaela asicsystemdesignwithvhdlaparadigm