Synthesis and Optimization of DSP Algorithms
Synthesis and Optimization of DSP Algorithms describes approaches taken to synthesising structural hardware descriptions of digital circuits from high-level descriptions of Digital Signal Processing (DSP) algorithms. The book contains: -A tutorial on the subjects of digital design and architectural...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | English |
| Veröffentlicht: |
Boston, MA
Springer US
2004
|
| Schlagworte: | |
| Online-Zugang: | DE-573 DE-634 URL des Erstveröffentlichers |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
MARC
| LEADER | 00000nam a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV045148661 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 180827s2004 xx o|||| 00||| eng d | ||
| 020 | |a 9781402079313 |9 978-1-4020-7931-3 | ||
| 024 | 7 | |a 10.1007/b116503 |2 doi | |
| 035 | |a (ZDB-2-ENG)978-1-4020-7931-3 | ||
| 035 | |a (OCoLC)1050952463 | ||
| 035 | |a (DE-599)BVBBV045148661 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-573 |a DE-634 | ||
| 082 | 0 | |a 621.382 |2 23 | |
| 100 | 1 | |a Constantinides, George A. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Synthesis and Optimization of DSP Algorithms |c by George A. Constantinides, Peter Y. K. Cheung, Wayne Luk |
| 264 | 1 | |a Boston, MA |b Springer US |c 2004 | |
| 300 | |a 1 Online-Ressource (XI, 164 p. 18 illus) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 520 | |a Synthesis and Optimization of DSP Algorithms describes approaches taken to synthesising structural hardware descriptions of digital circuits from high-level descriptions of Digital Signal Processing (DSP) algorithms. The book contains: -A tutorial on the subjects of digital design and architectural synthesis, intended for DSP engineers, -A tutorial on the subject of DSP, intended for digital designers, -A discussion of techniques for estimating the peak values likely to occur in a DSP system, thus enabling an appropriate signal scaling. Analytic techniques, simulation techniques, and hybrids are discussed. The applicability of different analytic approaches to different types of DSP design is covered, -The development of techniques to optimise the precision requirements of a DSP algorithm, aiming for efficient implementation in a custom parallel processor. The idea is to trade-off numerical accuracy for area or power-consumption advantages. Again, both analytic and simulation techniques for estimating numerical accuracy are described and contrasted. Optimum and heuristic approaches to precision optimisation are discussed, -A discussion of the importance of the scheduling, allocation, and binding problems, and development of techniques to automate these processes with reference to a precision-optimized algorithm, -Future perspectives for synthesis and optimization of DSP algorithms | ||
| 650 | 4 | |a Engineering | |
| 650 | 4 | |a Communications Engineering, Networks | |
| 650 | 4 | |a Programming Techniques | |
| 650 | 4 | |a Circuits and Systems | |
| 650 | 4 | |a Computer-Aided Engineering (CAD, CAE) and Design | |
| 650 | 4 | |a Processor Architectures | |
| 650 | 4 | |a Theory of Computation | |
| 650 | 4 | |a Engineering | |
| 650 | 4 | |a Microprocessors | |
| 650 | 4 | |a Computer programming | |
| 650 | 4 | |a Computers | |
| 650 | 4 | |a Computer-aided engineering | |
| 650 | 4 | |a Electrical engineering | |
| 650 | 4 | |a Electronic circuits | |
| 650 | 0 | 7 | |a Digitale Signalverarbeitung |0 (DE-588)4113314-6 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Algorithmus |0 (DE-588)4001183-5 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Digitale Signalverarbeitung |0 (DE-588)4113314-6 |D s |
| 689 | 0 | 1 | |a Algorithmus |0 (DE-588)4001183-5 |D s |
| 689 | 0 | |8 1\p |5 DE-604 | |
| 700 | 1 | |a Cheung, Peter Y. K. |4 aut | |
| 700 | 1 | |a Luk, Wayne |4 aut | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druck-Ausgabe |z 9781402079306 |
| 856 | 4 | 0 | |u https://doi.org/10.1007/b116503 |x Verlag |z URL des Erstveröffentlichers |3 Volltext |
| 912 | |a ZDB-2-ENG | ||
| 940 | 1 | |q ZDB-2-ENG_2000/2004 | |
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-030538360 | |
| 966 | e | |u https://doi.org/10.1007/b116503 |l DE-573 |p ZDB-2-ENG |q ZDB-2-ENG_2000/2004 |x Verlag |3 Volltext | |
| 966 | e | |u https://doi.org/10.1007/b116503 |l DE-634 |p ZDB-2-ENG |q ZDB-2-ENG_Archiv |x Verlag |3 Volltext | |
Datensatz im Suchindex
| _version_ | 1819303524465377280 |
|---|---|
| any_adam_object | |
| author | Constantinides, George A. Cheung, Peter Y. K. Luk, Wayne |
| author_facet | Constantinides, George A. Cheung, Peter Y. K. Luk, Wayne |
| author_role | aut aut aut |
| author_sort | Constantinides, George A. |
| author_variant | g a c ga gac p y k c pyk pykc w l wl |
| building | Verbundindex |
| bvnumber | BV045148661 |
| collection | ZDB-2-ENG |
| ctrlnum | (ZDB-2-ENG)978-1-4020-7931-3 (OCoLC)1050952463 (DE-599)BVBBV045148661 |
| dewey-full | 621.382 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.382 |
| dewey-search | 621.382 |
| dewey-sort | 3621.382 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| doi_str_mv | 10.1007/b116503 |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03757nam a2200637zc 4500</leader><controlfield tag="001">BV045148661</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">180827s2004 xx o|||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781402079313</subfield><subfield code="9">978-1-4020-7931-3</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/b116503</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-2-ENG)978-1-4020-7931-3</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1050952463</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045148661</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-573</subfield><subfield code="a">DE-634</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.382</subfield><subfield code="2">23</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Constantinides, George A.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Synthesis and Optimization of DSP Algorithms</subfield><subfield code="c">by George A. Constantinides, Peter Y. K. Cheung, Wayne Luk</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston, MA</subfield><subfield code="b">Springer US</subfield><subfield code="c">2004</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (XI, 164 p. 18 illus)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">Synthesis and Optimization of DSP Algorithms describes approaches taken to synthesising structural hardware descriptions of digital circuits from high-level descriptions of Digital Signal Processing (DSP) algorithms. The book contains: -A tutorial on the subjects of digital design and architectural synthesis, intended for DSP engineers, -A tutorial on the subject of DSP, intended for digital designers, -A discussion of techniques for estimating the peak values likely to occur in a DSP system, thus enabling an appropriate signal scaling. Analytic techniques, simulation techniques, and hybrids are discussed. The applicability of different analytic approaches to different types of DSP design is covered, -The development of techniques to optimise the precision requirements of a DSP algorithm, aiming for efficient implementation in a custom parallel processor. The idea is to trade-off numerical accuracy for area or power-consumption advantages. Again, both analytic and simulation techniques for estimating numerical accuracy are described and contrasted. Optimum and heuristic approaches to precision optimisation are discussed, -A discussion of the importance of the scheduling, allocation, and binding problems, and development of techniques to automate these processes with reference to a precision-optimized algorithm, -Future perspectives for synthesis and optimization of DSP algorithms</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Communications Engineering, Networks</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Programming Techniques</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits and Systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-Aided Engineering (CAD, CAE) and Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Processor Architectures</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Theory of Computation</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Microprocessors</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer programming</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computers</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-aided engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic circuits</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Digitale Signalverarbeitung</subfield><subfield code="0">(DE-588)4113314-6</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Algorithmus</subfield><subfield code="0">(DE-588)4001183-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Digitale Signalverarbeitung</subfield><subfield code="0">(DE-588)4113314-6</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Algorithmus</subfield><subfield code="0">(DE-588)4001183-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Cheung, Peter Y. K.</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Luk, Wayne</subfield><subfield code="4">aut</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">9781402079306</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/b116503</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-ENG</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">ZDB-2-ENG_2000/2004</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-030538360</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/b116503</subfield><subfield code="l">DE-573</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_2000/2004</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/b116503</subfield><subfield code="l">DE-634</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="q">ZDB-2-ENG_Archiv</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV045148661 |
| illustrated | Not Illustrated |
| indexdate | 2024-12-24T06:50:44Z |
| institution | BVB |
| isbn | 9781402079313 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-030538360 |
| oclc_num | 1050952463 |
| open_access_boolean | |
| owner | DE-573 DE-634 |
| owner_facet | DE-573 DE-634 |
| physical | 1 Online-Ressource (XI, 164 p. 18 illus) |
| psigel | ZDB-2-ENG ZDB-2-ENG_2000/2004 ZDB-2-ENG ZDB-2-ENG_2000/2004 ZDB-2-ENG ZDB-2-ENG_Archiv |
| publishDate | 2004 |
| publishDateSearch | 2004 |
| publishDateSort | 2004 |
| publisher | Springer US |
| record_format | marc |
| spelling | Constantinides, George A. Verfasser aut Synthesis and Optimization of DSP Algorithms by George A. Constantinides, Peter Y. K. Cheung, Wayne Luk Boston, MA Springer US 2004 1 Online-Ressource (XI, 164 p. 18 illus) txt rdacontent c rdamedia cr rdacarrier Synthesis and Optimization of DSP Algorithms describes approaches taken to synthesising structural hardware descriptions of digital circuits from high-level descriptions of Digital Signal Processing (DSP) algorithms. The book contains: -A tutorial on the subjects of digital design and architectural synthesis, intended for DSP engineers, -A tutorial on the subject of DSP, intended for digital designers, -A discussion of techniques for estimating the peak values likely to occur in a DSP system, thus enabling an appropriate signal scaling. Analytic techniques, simulation techniques, and hybrids are discussed. The applicability of different analytic approaches to different types of DSP design is covered, -The development of techniques to optimise the precision requirements of a DSP algorithm, aiming for efficient implementation in a custom parallel processor. The idea is to trade-off numerical accuracy for area or power-consumption advantages. Again, both analytic and simulation techniques for estimating numerical accuracy are described and contrasted. Optimum and heuristic approaches to precision optimisation are discussed, -A discussion of the importance of the scheduling, allocation, and binding problems, and development of techniques to automate these processes with reference to a precision-optimized algorithm, -Future perspectives for synthesis and optimization of DSP algorithms Engineering Communications Engineering, Networks Programming Techniques Circuits and Systems Computer-Aided Engineering (CAD, CAE) and Design Processor Architectures Theory of Computation Microprocessors Computer programming Computers Computer-aided engineering Electrical engineering Electronic circuits Digitale Signalverarbeitung (DE-588)4113314-6 gnd rswk-swf Algorithmus (DE-588)4001183-5 gnd rswk-swf Digitale Signalverarbeitung (DE-588)4113314-6 s Algorithmus (DE-588)4001183-5 s 1\p DE-604 Cheung, Peter Y. K. aut Luk, Wayne aut Erscheint auch als Druck-Ausgabe 9781402079306 https://doi.org/10.1007/b116503 Verlag URL des Erstveröffentlichers Volltext 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Constantinides, George A. Cheung, Peter Y. K. Luk, Wayne Synthesis and Optimization of DSP Algorithms Engineering Communications Engineering, Networks Programming Techniques Circuits and Systems Computer-Aided Engineering (CAD, CAE) and Design Processor Architectures Theory of Computation Microprocessors Computer programming Computers Computer-aided engineering Electrical engineering Electronic circuits Digitale Signalverarbeitung (DE-588)4113314-6 gnd Algorithmus (DE-588)4001183-5 gnd |
| subject_GND | (DE-588)4113314-6 (DE-588)4001183-5 |
| title | Synthesis and Optimization of DSP Algorithms |
| title_auth | Synthesis and Optimization of DSP Algorithms |
| title_exact_search | Synthesis and Optimization of DSP Algorithms |
| title_full | Synthesis and Optimization of DSP Algorithms by George A. Constantinides, Peter Y. K. Cheung, Wayne Luk |
| title_fullStr | Synthesis and Optimization of DSP Algorithms by George A. Constantinides, Peter Y. K. Cheung, Wayne Luk |
| title_full_unstemmed | Synthesis and Optimization of DSP Algorithms by George A. Constantinides, Peter Y. K. Cheung, Wayne Luk |
| title_short | Synthesis and Optimization of DSP Algorithms |
| title_sort | synthesis and optimization of dsp algorithms |
| topic | Engineering Communications Engineering, Networks Programming Techniques Circuits and Systems Computer-Aided Engineering (CAD, CAE) and Design Processor Architectures Theory of Computation Microprocessors Computer programming Computers Computer-aided engineering Electrical engineering Electronic circuits Digitale Signalverarbeitung (DE-588)4113314-6 gnd Algorithmus (DE-588)4001183-5 gnd |
| topic_facet | Engineering Communications Engineering, Networks Programming Techniques Circuits and Systems Computer-Aided Engineering (CAD, CAE) and Design Processor Architectures Theory of Computation Microprocessors Computer programming Computers Computer-aided engineering Electrical engineering Electronic circuits Digitale Signalverarbeitung Algorithmus |
| url | https://doi.org/10.1007/b116503 |
| work_keys_str_mv | AT constantinidesgeorgea synthesisandoptimizationofdspalgorithms AT cheungpeteryk synthesisandoptimizationofdspalgorithms AT lukwayne synthesisandoptimizationofdspalgorithms |